English
Industry's first Gen3 x 16 PCIe solution built into a programmable device
This video highlights the first ever Gen3 x16 PCI Express solution built in a programmable logic device and passed PCI SIG compliance testing in the 4/2016 workshop. The demo showcases PCIe up and running on a Virtex® UltraScale+™ FPGA-based board and connected to Intel’s Skylake processor.
Posted on Wednesday Apr. 27, 2016
Xilinx Channel
Zynq UltraScale+ DDR4 Memory Interfaces at 2667Mbps
3:06
DAVE Embedded Systems: Matrix multiply HLS IP with DAVE Bora kit
2:15
Zynq UltraScale+ MPSoC
2:14
16nm UltraScale+ Family
3:15
Using Advanced Encryption Standard Keys with the Battery-Backed (BBR) RAM
8:10
Integrated Interlaken operating at 150 Gb/s in UltraScale FPGAs
3:43
Low Latency 25G/50G Ethernet MAC Connectivity Solution
0:30
Using Multiple Clock Domains in Vivado IP Integrator
6:52
UltraScale Devices Integrated 100G Ethernet IP Demo
2:43
Zynq UltraScale+ DDR4 Memory Interfaces at 2667Mbps3:06
DAVE Embedded Systems: Matrix multiply HLS IP with DAVE Bora kit2:15
Zynq UltraScale+ MPSoC2:14
16nm UltraScale+ Family 3:15
Using Advanced Encryption Standard Keys with the Battery-Backed (BBR) RAM 8:10
Integrated Interlaken operating at 150 Gb/s in UltraScale FPGAs 3:43
Low Latency 25G/50G Ethernet MAC Connectivity Solution 0:30
Using Multiple Clock Domains in Vivado IP Integrator 6:52
UltraScale Devices Integrated 100G Ethernet IP Demo 2:43