Creating an Acceleration-Ready Simulation Environment with Accelerated VIP

Ofer Steinberg explains how accelerated VIP can dramatically speed up verification and describes a method to simplify the application of a SystemVerilog UVM test environment to simulation-acceleration with the Palladium XP platform.

Posted on Wednesday May. 25, 2016

Cadence Channel

Cadence PCIe 4.0 Receiver JTOL Test
1:43

Verification with Emerging Memory Models
4:12

An Introduction to Palladium Cloud
2:04

xSPI Standard Explained
3:42

The Storage Combo PHY IP - Nirvana!
2:41

What is Happening at the USB IF Standards Meetings?
4:03

Cloud-Hosted Design Solution - a Full-Service Cloud Offering
2:37

The Reason Why the Vision Q7 DSP Should be in Your Vision and AI SoC
5:47

Passport Partners Program Expands Customer Cloud Deployment Options
4:36

Cadence Cloud - Fast, Painless, Proven Solutions for Cloud-Based Design
7:08

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Creating an Acceleration-Ready Simulation Environment with Accelerated VIP

Partner with us

List your Products

Design-Reuse.com