Creating an Acceleration-Ready Simulation Environment with Accelerated VIP
Ofer Steinberg explains how accelerated VIP can dramatically speed up verification and describes a method to simplify the application of a SystemVerilog UVM test environment to simulation-acceleration with the Palladium XP platform.
Posted on Wednesday May. 25, 2016