From 40-500 MHz eFPGA to FPGA chiplet solution
Steve Mensor, VP of Marketing.
Achronix Semiconductor Corp.
June 24-28thth, DAC 2018, San Francisco, CA - USA
Posted on Thursday Jul. 12, 2018
SoC design: What's next for NoCs?
Accelerating RISC-V development with Tessent UltraSight-V
Revolutionizing Power Efficiency in PCIe 6.x: L0p and Flit Mode in Action
AMBA LTI Verification IP for Arm System MMU
UCIe for 1.6T Interconnects in Next-Gen I/O Chiplets for AI data centers
Steve Mensor, VP of Marketing.
Achronix Semiconductor Corp.
June 24-28thth, DAC 2018, San Francisco, CA - USA
Posted on Thursday Jul. 12, 2018
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.