English
Fast yet Low Power RISC-V Core IP for SoC Designers
By Frankwell Lin
President
Andes Technology
April 9, 2019
IP SoC 2019 Santa Clara
Posted on Monday Jun. 17, 2019
Andes Technology Corp. Channel
Leverage Certified RISC-V IP to Craft ASIL ISO 26262 Grade Automotive Chips
45:53
The Next Generation RISC-V Processors AndesCore™ 27, 45 Series
26:45
Status Update of RISC-V P Extension Task Group
7:30
Powering RISC-V SoC With 1 To 1000s Cores
27:28
Andes Technology at IP SoC Santa Clara 2019
3:16
Leverage Certified RISC-V IP to Craft ASIL ISO 26262 Grade Automotive Chips 45:53
The Next Generation RISC-V Processors AndesCore™ 27, 45 Series26:45
Status Update of RISC-V P Extension Task Group7:30
Powering RISC-V SoC With 1 To 1000s Cores27:28
Andes Technology at IP SoC Santa Clara 20193:16