English
Status Update of RISC-V P Extension Task Group
Senior Director Chuanhua Chang │ RISC-V Workshop Zurich
Posted on Thursday Jan. 16, 2020
Andes Technology Corp. Channel
Leverage Certified RISC-V IP to Craft ASIL ISO 26262 Grade Automotive Chips
45:53
The Next Generation RISC-V Processors AndesCore™ 27, 45 Series
26:45
Powering RISC-V SoC With 1 To 1000s Cores
27:28
Fast yet Low Power RISC-V Core IP for SoC Designers
20:20
Andes Technology at IP SoC Santa Clara 2019
3:16
Leverage Certified RISC-V IP to Craft ASIL ISO 26262 Grade Automotive Chips 45:53
The Next Generation RISC-V Processors AndesCore™ 27, 45 Series26:45
Powering RISC-V SoC With 1 To 1000s Cores27:28
Fast yet Low Power RISC-V Core IP for SoC Designers20:20
Andes Technology at IP SoC Santa Clara 20193:16