English
MIPI C-PHY v1.2 D-PHY v2.1 RX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5)
Demonstration of a CXL Interconnect on a FPGA-based design
In this video, we demonstrate the PLDA XpressLINK Controller IP for CXL 2.0 and the CXL.mem protocol used to access Host-managed Device Memory, or HDM. This demonstration is performed using Intel’s Pre-Production Xeon CPU as a host, connected to an FPGA board, instantiating PLDA’s CXL Controller and CXL.mem test design.
Posted on Thursday Jul. 08, 2021
PLDA Channel
Learn how to configure a PCIe IP with an AXI interconnect
4:44
Discover how to configure XpressRICH IP
5:09
Test, exercize and debug your PCIe add-in cards with Inspector
3:52
DMA for complex System-on-chip in AI, Automotive and IoT
3:51
DMA for complex System-on-chip in AI, Automotive and IoT
3:51
PCIe Debugging tutorials (Ep1) : 4 common hardware problems
2:24
PCIe solutions for FPGA and ASIC designs
2:11
PLDA Announces PCIe Gen 4 & PCIe Multiport Embedded Switch IP
3:20
PLDA's PCI Express 4.0
1:36
Learn how to configure a PCIe IP with an AXI interconnect4:44
Discover how to configure XpressRICH IP5:09
Test, exercize and debug your PCIe add-in cards with Inspector3:52
DMA for complex System-on-chip in AI, Automotive and IoT3:51
DMA for complex System-on-chip in AI, Automotive and IoT3:51
PCIe Debugging tutorials (Ep1) : 4 common hardware problems 2:24
PCIe solutions for FPGA and ASIC designs2:11
PLDA Announces PCIe Gen 4 & PCIe Multiport Embedded Switch IP3:20
PLDA's PCI Express 4.0 1:36