Search for Verification IP

WDT Verification IP

• The Watchdog Timer (WDT) regains control in case of system failure to increase application reliability.
• The WDT can generate a reset or an interrupt when the counter reaches a given timeout value.

GPIO Verification IP

• Available in native System Verilog (UVM/OVM/ VMM) and Verilog
• Unique development methodology to ensure the highest levels of quality

Simulation VIP for AMBA LTI

• LTI active and passive VIP supports both the specification version LTI-A and LTI-B

Simulation VIP for UCIE

• Support testbench language interfaces for SystemVerilog, UVM
• UVM building blocks

Universal Chiplet Interconnect Express (UCIe) Verification IP

• Supports Universal Chiplet Interconnect Express Specification Version 1.0, February 2022.

SPMI Verification IP

• Compliant with MIPI SPMI(1.0 and 2.0) specification.
• Supports multi-master and multi-slave model.

BoW Verification IP

• Compliant to ODSA Transaction and Link Layer Specification for BoW Interfaces and Bunch of Wires (BoW) PHY specification

USB4 v2.0 Verification IP

• Fully compliant with USB4 specification v2.0 (October 2022) and Connection Manager version 2.0.
• Supports USB3.2 Specification, Revision 1.1 and backward compatibility to USB2.0.

MASS Solution Verification IP

• Support full functionality of APHY as a physical layer
• Support Different PAL for multiple adaption layers for A-pkt conversion

UCIe Verification IP

• Available in native SystemVerilog (UVM/OVM /VMM) and Verilog
• Unique development methodology to ensure highest levels of quality

TCP/TCPSW Verification IP

• Available in native System Verilog (UVM/OVM/ VMM) and Verilog
• Unique development methodology to ensure the highest levels of quality

Simulation VIP for MIPI SoundWire-I3S

• Support testbench language interfaces for SystemVerilog and UVM
• Generates constrained-random bus traffic with predefined error injection

MIPI APHY Verification IP

• Compliant with MIPI A-PHY 1.0 specification.
• Support single lane, point-to-point and serial communication technology.

I2C Verification IP

AXI VIP (AXI4 + AXI4 Stream + ACE + AXI3)

• Comprehensive support for AMBA AXI3, AXI4, AXI4-Lite, AXI4 Stream, and ACE including BFMs for master, slave, and N-port interconnect

VC Verification IP for Ethernet

Complete Verification IP Portfolio

AXI3/AXI4 Verification IP

• AXI3/AXI4 Specification Compliant
• Supports AXI4 Lite
• Supports ACE protocol

PIPE 4.3 compliant PHY Verification IP

I2C VMM Enabled Verification IP

Ethernet 10/100 verification IP

• IEEE 802.3bs 400Gbps Ethernet compliant
• Configurable SERDES bus width
• FEC Encoder/Decoder (RS) – New architecture

USB 2.0 SystemVerilog Verification IP

PCI Express Verification Component

10G ETHERNET Verification IP