cpu Verification IP

≡ Menu Design And Reuse

Design And Reuse

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for cpu products
Contact information for cpu Suppliers

Please log in here to your account.

New user ? Signup here.

Cpu Verification IP Listing

3 Verification IPs

Looking for a specific IP ?
Save time, post your request

Simulation VIP for SPI

This Cadence® Verification IP (VIP) provides support for the SPI protocol. The SPI VIP provides a complete bus functional model (BFM) and integrated automatic protocol checks. Designed for ...

1
Low Pin Count (LPC) controller verification IP

The Low Pin Count (LPC) interface is a low bandwidth bus with up to 33 MHz performance. It is used to connect peripherals around the CPU and to replace the Industry Standard Architecture (ISA) ...

2
IEEE 1149.7 Compact JTAG (cJTAG) uVC

The cJTAG Universal Verification Component (uVC) verifies design blocks conforming to any of the six compliance levels defined by the IEEE standard, significantly reducing time to functional ...

3

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Search for Verification IP

Refine your search >>

Narrow your Selection

You must be registered with the D&R website to view the full search results, including:

Cpu Verification IP Listing

Simulation VIP for SPI

Low Pin Count (LPC) controller verification IP

IEEE 1149.7 Compact JTAG (cJTAG) uVC

Partner with us

List your Products

Design-Reuse.com