English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
You are here:
LPDDR2 DFI Verification IP
LPDDR2 DFI Verification IP provides an smart way to verify the LPDDR2 DFI component of a SOC or a ASIC. The SmartDV s LPDDR2 DFI Verification IP is fully compliant with standard DFI Specification and provides the following features.
View LPDDR2 DFI Verification IP full description to...
- see the entire LPDDR2 DFI Verification IP datasheet
- get in contact with LPDDR2 DFI Verification IP Supplier