English
You are here:
Verification IP USB 2.0
UST Global VIP for USB 2.0 provides a comprehensive set of verification, methodology and protocol features, thus enabling designers to achieve a faster convergence/closure of their designs. USB 2.0 VIP is implemented in System Verilog and UVM and is capable of running on all standard simulators. The VIP can be configured, integrated with minimal effort, at the same time providing a lot of customization.
View Verification IP USB 2.0 full description to...
- see the entire Verification IP USB 2.0 datasheet
- get in contact with Verification IP USB 2.0 Supplier
Block Diagram of the Verification IP USB 2.0 Verification IP
USB 2.0
- VC Verification IP for USB
- Source Code Test Suites USB4, 3.2, 3.1, 3.0, 2.0
- USB Attached SCSI (UAS) + Bulk Only Transfer (BOT) VIP
- USB SuperSpeed+ 3.1, 3.0, Power Delivery 2.0, and 2.0/OTG VIP
- USB 2.0 Function Controller OVA Checker IP
- USB 2.0 Vera RVM VIP - Fully documented, off the shelf component for the Verification of the USB 2.0 compliant Function Controller.