Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
PLL
Phase-locked loop, component of a connectivity block providing a control system that generates an output signal whose phase is related to the phase of an input signal
See also
Browse D&R Glossary: A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z | Main