Blogs
-
Imagination GPUs now support Vulkan 1.4 and Android 16
(Wednesday, August 13, 2025)
-
UCIe 3.0 Is Here: Synopsys IP Solutions Are Ready
(Monday, August 11, 2025)
-
Breaking the Silence: What Is SoundWire-I3S and Why It Matters
(Friday, August 8, 2025)
-
Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach
(Wednesday, August 6, 2025)
-
Trust at the Core: A Deep Dive into Hardware Root of Trust (HRoT)
(Friday, August 1, 2025)
-
MIPI: Powering the Future of Connected Devices
(Thursday, July 17, 2025)
-
How to design secure SoCs, Part V: Data Protection and Encryption
(Thursday, July 17, 2025)
-
How GF FDX™ and FinFET solutions are powering the next generation of Wi-Fi
(Wednesday, July 16, 2025)
-
LPDDR6: A New Standard and Memory Choice for AI Data Center Applications
(Tuesday, July 15, 2025)
-
The Role of Data Annotation in Building Autonomous Vehicles
(Thursday, July 10, 2025)
-
Introducing Cadence's Virtuoso Studio RF: Advancing RF Design for 3D-IC
(Wednesday, July 9, 2025)
-
A Deep Dive into AI-Driven Optimization with WiCkeD: The Optimization Powerhouse
(Monday, July 7, 2025)
-
Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
(Monday, July 7, 2025)
-
Exploring Alphawave Semi's AlphaCHIP1600-IO Chiplet and its Real-World Applications
(Thursday, July 3, 2025)
-
Encouraging women in the semiconductor sector
(Monday, June 30, 2025)
-
The Upcoming NPU Shakeout
(Thursday, June 26, 2025)
-
Enabling Chiplet Design Through Automation and Integration Solutions
(Wednesday, June 25, 2025)
-
How to design secure SoCs Part IV: Runtime Integrity Protection
(Tuesday, June 24, 2025)
-
From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems
(Tuesday, June 24, 2025)
-
Cadence Welcomes VLAB Works
(Sunday, June 22, 2025)
-
Cadence Launches Cache-Coherent HiFi 5s SMP for Next-Gen Audio Applications
(Friday, June 20, 2025)
-
Why Hardware Security Is Just as Critical as Software Security in Modern Systems
(Thursday, June 19, 2025)
-
How Arasan's SoundWire PHY Can Elevate Your Next Audio SoC
(Thursday, June 19, 2025)
-
PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
(Monday, June 16, 2025)
-
BLACKBOX AI: Dissecting the AI Network Traffic
(Friday, June 13, 2025)
-
Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
(Friday, June 13, 2025)
-
Synopsys Expands Collaboration with Arm to Accelerate the Automotive Industry's Transformation to Software-Defined Vehicles
(Friday, June 6, 2025)
-
Arm Zena CSS - Accelerating Chiplet-Based SoC Design for AI-Defined Vehicles
(Wednesday, June 4, 2025)
-
Introducing Agile Analog's New CEO
(Friday, May 30, 2025)
-
Faster, More Collaborative SoC and Chiplet Architecture Exploration: Introducing Synopsys Platform Architect Development Kit (PADK)
(Monday, May 26, 2025)
-
Inside A Car's Digital Brain: MCUs, the Engine Powering SDV Innovation
(Thursday, May 22, 2025)
-
What is the Right Metric to Understand 5G Processing Throughput? Well, it's not Peak Speed....
(Wednesday, May 21, 2025)
-
Enhancing Edge AI with the Newest Class of Processor: Tensilica NeuroEdge 130 AICP
(Tuesday, May 20, 2025)
-
Synopsys Interconnect IPs Enabling Scalable Compute Clusters
(Monday, May 19, 2025)
-
Rapid eFPGA Configurator
(Friday, May 16, 2025)
-
Bringing Silicon Agility to Life with eFPGA and Intel's 18A Technology
(Thursday, May 15, 2025)
-
Alphawave Semi and Arm Accelerate Scalable Computing with CSA-Compliant Chiplets
(Tuesday, May 13, 2025)
-
UCIe Full SI Analysis Flow with Compliance Check for Heterogeneous Integration
(Tuesday, May 13, 2025)
-
Siemens Cre8Ventures Partners with Xiphera to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
(Monday, May 12, 2025)
-
How to design secure SoCs, Key Management
(Sunday, May 11, 2025)
-
Understanding Lifecycle Management for Secure Embedded Systems
(Wednesday, May 7, 2025)
-
How Edge AI is Redefining Data-driven Decision Making in Industrial Automation
(Wednesday, May 7, 2025)
-
Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
(Monday, May 5, 2025)
-
Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
(Thursday, May 1, 2025)
-
Connected AI is More Than the Sum of its Parts
(Monday, April 28, 2025)
-
HBM4 Boosts Memory Performance for AI Training
(Monday, April 21, 2025)
-
Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
(Monday, April 21, 2025)
-
Design IP Market Increased by All-time-high: 20% in 2024!
(Tuesday, April 15, 2025)
-
What's Your Vector? Synopsys Introduces New ARC VPX6 Digital Signal Processor
(Thursday, April 10, 2025)
-
Vision Transformers Have Already Overtaken CNNs: Here's Why and What's Needed for Best Performance
(Tuesday, April 8, 2025)
