Philips Semiconductors Licenses Mentor Graphics Virtual Library of IP Cores
Philips Semiconductors Licenses Mentor Graphics Virtual Library of IP Cores
SAN JOSE, Calif., August 2, 1999 - Mentor Graphics (NASDAQ: MENT) and Philips Semiconductors today announced a multi-year licensing deal of the Mentor Graphics InventraTM Virtual LibraryTM soft cores to support the Philips Semiconductors CoReUse Program. Furthermore, the Mentor Graphics IP Division will serve as Philips Semiconductors' supplier of IP cores and will support the company transition to an increasingly design-reuse centric model.
The use of IP cores is a critical element advancing the trend of increasing integration of components for systems-on-chip (SoC) design. This partnership enables Philips Semiconductors to reuse design information to accelerate their design cycle for products in existing and new market opportunities. Philips Semiconductors' CoReUse Program, which addresses the reuse of hardware intellectual property, consists of a reuse methodology, a core-based design flow and a library of reusable blocks.
Philips Semiconductor selected Mentor Graphics as their design reuse partner in order to quickly acquire an extensive array of industry-standard IP functions that were of a consistent quality and delivered within a common commercial and legal framework. Moreover, this partnership gives Philips Semiconductors access to the Mentor Graphics virtual library product which offers the industry's most extensive selection of IP cores.
"Philips Semiconductors has identified design reuse as a critical factor in meeting accelerating design cycles for high-growth markets," said Theo Claasen, Chief Technology Officer of Philips Semiconductors. "The CoReUse Program is the backbone of our platform strategy, which allows us to respond quickly and effectively to the design requirements of systems-on-silicon for the consumer and telecommunications markets. Our strategic partnership with the Mentor Graphics IP Division provides us with the full complement of cores and services we require to raise our overall design productivity and enable us to better target these important markets."
"The Mentor Graphics IP Division's primary objective is to partner with our customers to enable them to derive the maximum benefit from design reuse and IP cores-based systems integration and verification," said Mick O'Brien, general manager of Mentor Graphics' IP Division. "Since Philips Semiconductors instituted such a rigorous selection process for a preferred supplier of IP cores, their choosing the Inventra Division validates our IP cores and IP business model."
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products and consulting services for the world's largest electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $500 million and employs approximately 2,600 people worldwide. Company headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com.
###
Mentor Graphics is a registered trademark and Inventra and Virtual Library are trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact: | |
Mentor Graphics Contact Lorie Bowlby Marketing Communications 408.487.7263 lorie_bowlby@mentor.com Public Relations Contact | Philips Semiconductors Media Relations Contact: Marijke Sas +31 40 2722091 marijke.sas@ehv.sc.philips.com |
Related News
- Philips Semiconductors Selects Mentor Graphics XRAY Technology for Embedded RISC and DSP Core Development and Debug
- Mentor Graphics Adds Memory Models to Create Industry's First Complete UVM SystemVerilog Verification IP Library
- Altera Announces Virtual Prototyping for Its Industry-leading SoC FPGA Portfolio Through Collaboration with Mentor Graphics
- Embedded Virtual Prototype Kits Offer Unified HW-SW Debug and Analysis
- Mentor Graphics Accelerates SoC and Embedded System Delivery with a Native Embedded Software Environment for Pre- and Post-Silicon Development, Embedding QEMU, SystemC and Emulation
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |