Design & Reuse
Catalog of SIP Cores
System on Chip design resources
Partner Highlight

New Products

Innosilicon Technology Ltd
UALink PHY + Controller
Truechip Solutions
MIPI PAL Verification IP
Global IP Core Sales
Zigbee Transceiver PHY IP Core
MEMTECH
LPDDR4x/LPDDR4/DDR4 Memory Controller with high bandwidth and performance
Digital Blocks, Inc.
SPI MRAM/PSRAM Memory Controller

Blogs

Powering the next architecture shift: Inside GF’s approach to 48V
Ambreesh Tripathi
GlobalFoundries
Is Pergrammable a Word?
Quadric
Steve Roddy
Quadric
[AI Ecosystem] The paradigm shift in AI computing
Professor Jinwoo Shin, KAIST
See AuraStack AI Super Agent in Action!
Cadence Design Systems, Inc.
Reela Samuel
Cadence Design Systems, Inc.
Matter Certification Checklist for OEMs
MosChip Technologies, USA
Rohan Nathi
MosChip Technologies, USA
Stop Finding HBM Signal Integrity Problems After Routing
Synopsys, Inc.
Soheil Modirzadeh
Synopsys, Inc.
Audio AI at the Edge: When the Tiniest Devices Learn to Listen
Ceva, Inc.
Tomer Badug
Ceva, Inc.
Falcon without floating-point
PQShield
PQShield
The silent cryptographic revolution: upgrading the Internet’s security
PQShield
Matthew Stubbs
PQShield
Advanced Packaging Changes the Rules for Semiconductor Health and Performance Management
proteanTecs
proteanTecs
Securing the future of European connected devices: the Cyber Resilience Act (CRA)
PQShield
Matthew Stubbs
PQShield
Memory-Aware ASIC Design for AI Workloads
MosChip Technologies, USA
Siva Raghu Ram Voleti
MosChip Technologies, USA

Articles

Harnessing the power of AMBA CHI: The Protocol Powering Modern CPU Clusters
Signature IP Corporation
Signature IP Corporation
Why Open-Source Software Is Essential in the Software-Defined Vehicle Era
Renesas
Hisao Munakata
Renesas
Detect, Diagnose, and Debug using Sensors and Functional Monitoring
Siemens EDA
Siemens EDA and Movellus
Siemens EDA
Practical AI Silicon on Mainstream Node using LPDDR
OPENEDGES Technology, Inc.
OPENEDGES Technology, Inc.
From Specification to Silicon: Using PUFrt to Address Caliptra Root of Trust Integration Challenges
eMemory Technology Inc.
eMemory Technology Inc.
Cache Coherency 101: Why It Matters in Multi-Core SoCs
Signature IP Corporation
Signature IP Corporation
Why SoC Interconnects Have Outgrown the Bus
Signature IP Corporation
SignatureIP Engineering Team
Signature IP Corporation
High-Speed SerDes Design: Architecture, Equalization, and CDR Circuits
MosChip Technologies, USA
Vivek Babu Avuri
MosChip Technologies, USA
Architecting the Future: Building Smarter SoCs with RISC-V
Aion Silicon
Paul Martin
Aion Silicon
AI-Accelerated Software Security Vulnerability Discovery: Is Hardware Next?
Arteris
Andreas Kuehlmann, General Manager – Security Solutions
Arteris
7 Ways to Efficiently Scale IP Lifecycle Management
IC Manage
IC Manage
Case Study: Completing CDC sign-off by linking static & dynamic verification – with Real Intent Meridian CDC
Real Intent
Real Intent
Asic Technology
Select your target foundry and technology
FPGA and eFPGA Corner
Select your target vendor and device
Today on Design And Reuse

bullet_arrow  Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform - August 24, 2026

bullet_arrow  SEMICON India 2026 targets full chip value chain - August 24, 2026

bullet_arrow  Chips Act 2.0, Part 2: From Brussels to the Bench: What Chips Act 2.0 Means for Engineers - August 24, 2026

bullet_arrow  Can Vietnam's SOEs Manufacture a Semiconductor Industry? - August 24, 2026

bullet_arrow  Samsung Raises Advanced Chip Prices by 15% as AI Boom Gives Foundry Business New Leverage - August 24, 2026

bullet_arrow  Keysight Technologies Reports Third Quarter 2026 Results - August 24, 2026

Partner Highlight
Latest News Alerts