Design & Reuse
Catalog of SIP Cores
System on Chip design resources
Partner Highlight

New Products

MSquare Technology
HBM3 IP
T2M GmbH
LTE Cat 1bis RF, Modem and Protocol Stack IP
Innosilicon Technology Ltd
UALink PHY + Controller
Truechip Solutions
MIPI PAL Verification IP
Global IP Core Sales
Zigbee Transceiver PHY IP Core

Blogs

Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
Arteris
Arteris
AI is changing security testing, but not all vulnerabilities are created equal
PQShield
Axel York Poschmann
PQShield
Hardware security verification must go beyond functional testing
Arteris
John Elliott
Arteris
Stop Treating Fanout RDL Like Substrate Routing
Synopsys, Inc.
Soheil Modirzadeh
Synopsys, Inc.
Why Does Every Chiplet Supply Chain Need a Chain of Custody?
Cadence Design Systems, Inc.
Reela Samuel
Cadence Design Systems, Inc.
Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
EnSilica
Ian Lankshear
EnSilica
Powering the next architecture shift: Inside GF’s approach to 48V
Ambreesh Tripathi
GlobalFoundries
Is Pergrammable a Word?
Quadric
Steve Roddy
Quadric
[AI Ecosystem] The paradigm shift in AI computing
Professor Jinwoo Shin, KAIST
See AuraStack AI Super Agent in Action!
Cadence Design Systems, Inc.
Reela Samuel
Cadence Design Systems, Inc.
Matter Certification Checklist for OEMs
MosChip Technologies, USA
Rohan Nathi
MosChip Technologies, USA
Stop Finding HBM Signal Integrity Problems After Routing
Synopsys, Inc.
Soheil Modirzadeh
Synopsys, Inc.

Articles

Harnessing the power of AMBA CHI: The Protocol Powering Modern CPU Clusters
Signature IP Corporation
Signature IP Corporation
Why Open-Source Software Is Essential in the Software-Defined Vehicle Era
Renesas
Hisao Munakata
Renesas
Detect, Diagnose, and Debug using Sensors and Functional Monitoring
Siemens EDA
Siemens EDA and Movellus
Siemens EDA
Practical AI Silicon on Mainstream Node using LPDDR
OPENEDGES Technology, Inc.
OPENEDGES Technology, Inc.
From Specification to Silicon: Using PUFrt to Address Caliptra Root of Trust Integration Challenges
eMemory Technology Inc.
eMemory Technology Inc.
Cache Coherency 101: Why It Matters in Multi-Core SoCs
Signature IP Corporation
Signature IP Corporation
Why SoC Interconnects Have Outgrown the Bus
Signature IP Corporation
SignatureIP Engineering Team
Signature IP Corporation
High-Speed SerDes Design: Architecture, Equalization, and CDR Circuits
MosChip Technologies, USA
Vivek Babu Avuri
MosChip Technologies, USA
Architecting the Future: Building Smarter SoCs with RISC-V
Aion Silicon
Paul Martin
Aion Silicon
AI-Accelerated Software Security Vulnerability Discovery: Is Hardware Next?
Arteris
Andreas Kuehlmann, General Manager – Security Solutions
Arteris
7 Ways to Efficiently Scale IP Lifecycle Management
IC Manage
IC Manage
Case Study: Completing CDC sign-off by linking static & dynamic verification – with Real Intent Meridian CDC
Real Intent
Real Intent
Asic Technology
Select your target foundry and technology
FPGA and eFPGA Corner
Select your target vendor and device
Today on Design And Reuse

bullet_arrow  A scalable, shader-programmable vector graphics GPU core for low-power MCUs - August 27, 2026

bullet_arrow  Synopsys Posts Financial Results for Third Quarter Fiscal Year 2026 - August 27, 2026

bullet_arrow  Integrated Photonics for Wireless Applications: Enabling Free-Space Optics, 6G, and Beyond - August 27, 2026

bullet_arrow  Achronix Announces Availability of High-Performance JESD204C IP Core for Speedster7t FPGAs - August 27, 2026

bullet_arrow  Korea's AI ambition faces power crunch - August 27, 2026

bullet_arrow  Baya Systems Expands to Japan to Support Next-Generation AI Semiconductor Design - August 27, 2026

Partner Highlight
Latest News Alerts