|
||||||||||
Xilinx AcceleratesVirtex-4 FPGA Performance By An Additional 26% With New Xplorer UtilityJuly 11, 2005 -- Xilinx, Inc. (NASDAQ: XLNX) today announced the immediate availability of its Xplorer utility - an easy-to-use script developed to help designers benchmark and maximize the performance advantages of the company’s Virtex-4 ™ and Spartan-3 ™ FPGAs. When performance is the highest priority for the design, the Xplorer utility, used in conjunction with RTL level retiming with Xilinx ® ISE ™ software, provides an additional 26 percent performance improvement on average for Virtex-4 FPGA designs. These improvements can save designers a full speed-grade as compared to competing 90nm FPGAs. Visit www.xilinx.com/xplorer to download the utility at no charge. Xilinx derived the 26 percent performance improvement results by conducting a benchmarking experiment on a suite of more than 50 customer designs. The Xplorer utility was also used with a suite of synthesizable RTL designs from OpenCores ( www.opencores.org). The OpenCores results demonstrated that by using the Xplorer utility with RTL level retiming, Virtex-4 FPGAs offered a significant performance improvement over competing 90nm FPGAs for 85 percent of designs, with two designs operating at over 400 MHz. The results of the experiments are available for download as a whitepaper entitled “Synthesis and Implementation Strategies to Accelerate Design Performance”. The Xplorer utility delivers optimal design results by employing smart constraining techniques and a variety of physical optimization strategies. Xplorer works with Xilinx ISE software suite to explore the right set of options to meet design constraints and maximize design performance. Designers interested in learning more about the Xplorer utility and maximizing FPGA design performance can attend a free web seminar scheduled for July 12, 2005. For complete seminar and registration information, visit: www.xilinx.com/virtex4. Seminar attendees will learn the following:
About Xilinx Virtex-4 Platform FPGAs About ISE About Xilinx
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |