|
||||||||||
TSMC Names Synopsys to Distribute Its Production-Ready 65-nm Nexsys LibrariesDesignWare® Users Get Easy Access to TSMC's 65nm standard cells, I/Os and memory compilers MOUNTAIN VIEW, Calif., and HSINCHU, Taiwan, May 17, 2006 - Synopsys, Inc. (Nasdaq:SNPS), a world leader in semiconductor design software, was named by TSMC (TSMC; NYSE:TSM), to distribute its production-ready, silicon-validated 65-nanometer (nm) Nexsys(SM) standard cell libraries, I/Os and memory compilers through Synopsys' DesignWare® IP library. TSMC developed the libraries in close relationship with their process development teams to ensure conformance to TSMC's design-for-manufacturing rules. TSMC validated the libraries through the TSMC-9000 program to meet their rigorous library quality criteria. TSMC and Synopsys also worked together to validate that the Nexsys libraries provide full support for the TSMC Reference Flow 6.0 within Synopsys Galaxy™ Design and Discovery™ Verification Platform. "We worked closely with Synopsys to optimize, distribute and support our standard cells, I/Os and memory compilers," said Ed Wan, senior director of Design Service Marketing at TSMC. "It's important for our customers to get early access to fully validated IP for our most advanced processes, which accelerates the adoption of 65-nm designs." TSMC Nexsys standard cell libraries offer a complete set of high-performance, high-density cells and include multiple voltage thresholds to enable power and speed trade-offs. The Nexsys libraries also enable low power design and mitigating power leakage by supporting Power Gating and Voltage Scaling design implementations. TSMC's I/Os offer unique features such as Circuit-Under-Pad, flip-chip support and staggered or linear bonding within one library. TSMC's memory compilers, available for TSMC's 65-nm low power (LP) process, are optimized for low dynamic and leakage power. They include a single port SRAM with and without redundancy, dual port SRAM, a single-port and two-port Register File, and a ROM compiler. "This significant expansion to our existing library distribution relationship with TSMC gives DesignWare Library users easy access to high-quality IP for the most advanced silicon processes," said Guri Stark, vice president of Marketing for the Solutions Group at Synopsys. "The TSMC Nexsys libraries are a key element in our broad portfolio of silicon-proven IP. Working with TSMC illustrates our commitment to provide essential IP to engineering teams worldwide for the development of their leading-edge SoC designs." Availability About DesignWare Library About TSMC About Synopsys
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |