|
||||||||||
Mentor Graphics Delivers First Hardware/Software Processor Support Package for the ARM Cortex-M3 ProcessorWILSONVILLE, Ore., August 1, 2006 – Mentor Graphics Corporation (Nasdaq: MENT) today announced the availability of the first Mentor processor support package for the ARM® Cortex™-M3 processor, which works with Mentor Graphics’ Seamless® tool to expose hardware/software integration errors inherent in processor-based designs. A Seamless processor support package for the ARM11™ MPCore™ multiprocessor is also available. Mentor’s processor support packages for the ARM Cortex-M3 processor and the ARM11 MPCore multiprocessor are based on validated models created by ARM and delivered to Mentor with ARM RealView® Electronic System Level (ESL) Application Programming Interfaces (API), a coordinated family of debug, simulation and profiling interfaces that include the Cycle Accurate Simulation Interface (CASI). These models help reduce design risk by providing a fast, cycle-aware representation that gives design teams a window on silicon performance long before committing to tapeout. Additionally, the virtual processor model provides an excellent level of detail regarding hardware registers, software variables and hardware design issues, enabling simulation runs that closely reflect actual system behavior. Using the high-speed ARM processor models, designers can accurately simulate the entire boot-up process, including device drivers and hardware diagnostics, thereby detecting errors that would prevent boot-up in a hardware prototype. “Designers who choose ARM processors typically work on leading-edge applications with tight market windows. For this reason and others, timely EDA support for our processors is one of our key concerns,” said Keith Clarke, vice president, Technical Marketing, ARM. “Mentor Graphics has an excellent track record of integrating ARM processor-based models in time to meet customer demand. This will now be enhanced by the addition of the ARM11 MPCore multiprocessor and the new ARM Cortex-M3 processor.” The Seamless hardware/software integration environment provides full control over test execution using the ARM Cortex-M3 processor model, enabling designers to isolate and fix hardware/software interface errors early in the development schedule. To validate that system performance targets are met, Seamless features performance profiling capabilities to accurately measure key design parameters such as bus bandwidth utilization, memory loading, and software profiling, before committing to hardware. The Seamless product is part of Mentor’s Scalable Verification™ platform, a full suite of products that comprise a complete path from HDL simulation to emulation. “Since the introduction of the ARM7™ processor family, Mentor Graphics and ARM have aligned to provide timely solutions to the verification challenges inherent in processor-based design,” said Serge Leef, general manager of the System-Level Engineering Division at Mentor Graphics. “The past collaboration and technology development between ARM and Mentor were the key to creating this processor support package for the Cortex-M3 processor, and provide an important foundation as we move to ease hardware/software integration in future ARM processors.” Pricing and Availability About Mentor Graphics
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |