|
||||||||||
Xilinx PlanAhead 9.2 Software Streamlines FPGA to PCB IntegrationLatest release delivers full speed grade advantage plus support for latest low-cost FPGAs SAN JOSE, Calif. -- August 7, 2007 – Xilinx, Inc. today announced immediate availability of its 9.2 version of PlanAhead™ hierarchical design and analysis design tool. Offering a full speed grade advantage, this latest release of the company’s award winning product features expanded functionality of Xilinx® PinAhead technology. Released earlier this year, PinAhead technology provides FPGA designers with the ability to assign interface I/O groups to I/O pins simply by dragging into a graphical representation of the FPGA. PlanAhead 9.2 software further simplifies the complexities of managing the interface between the designer’s target FPGA and the PCB with the ability to import and export I/O port information through VHDL or Verilog headers. The 9.2 release of the company’s award winning PlanAhead software also offers support for the company’s latest low-cost Spartan™-3A DSP platform FPGA, the industry’s most cost-efficient devices optimized for wireless, video and consumer applications. With the latest 9.2 release, PlanAhead software now supports the entire line of Xilinx® Spartan™-3 generation FPGAs. “PlanAhead allows designers to divide a larger design up into smaller, more manageable blocks and focus efforts toward optimization of each module, improving performance and quality of the entire design,” said Salil Raje, Xilinx director for Design Planning and Verification. “Our latest 9.2 version allows designers to import and export I/O port information within their native HDL language, which further improves designer productivity.” Improved Support for FPGA Pin Planning with PinAhead Technology During the pin planning process, PlanAhead 9.2 software allows users to better explore pinout information with extended reporting capabilities. PlanAhead 9.2 software can now display more information about the I/O ports assigned to individual I/O banks. Users can select an I/O Bank to view the values for VCCO, VREF, and I/O STANDARD. Users can also display the number of I/O Ports assigned to the I/O Bank and the number of remaining available pins for assignment. In addition, PlanAhead now provides an environment where users can better investigate individual clock regions by displaying information about the various I/O banks contained in each clock region. Users can also create their own port list with a GUI interface or import a comma separated values (CSV) spreadsheet. Through these multiple options, PlanAhead 9.2 software enables early decisions to be made, permitting PCB and FPGA designers to begin work much earlier with a much more realistic pinout configuration. About PlanAhead Pricing and Availability Xilinx, Inc. is the worldwide leader of programmable logic solutions. For more information, visit www.xilinx.com.
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |