|
||||||||||
Certess Announces Toshiba's Deployment of its Functional Qualification SolutionToshiba tapes out new chip integrating IP that has been functionally qualified CAMPBELL, Calif. – June 5, 2008 – Certess, Inc. the provider of functional qualification tools for systems on a chip (SoCs) and intellectual property (IP) blocks, today announced that Toshiba Corporation, Japan's leading semiconductor manufacturer, adopted Certitude, the functional qualification tool, in their recent system-on-a-chip (SoC) for digital TV. Toshiba chose the Certitude product from Certess to provide an objective measure of quality in the SoC verification environment. Certitude certifies that if a semiconductor chip design had a bug, it would be found. "Functional qualification is an important missing piece of the verification puzzle. This technology is complementary with today's RTL verification methodologies and, in the future, the same principles could be applied to higher abstraction levels. Verification consumes too many resources today. Effectively measuring verification quality allows Toshiba to accelerate the continuous improvement of design productivity," said Takashi Yoshimori, Technology Executive at Semiconductor Company, Toshiba Corporation. “It is very rewarding for Certess to be working with Toshiba. Adoption by industry leaders like Toshiba demonstrates that functional qualification is solving a fundamental issue in the verification market,” said Michel Courtoy, CEO of Certess. Certess will demonstrate Certitude and its functional qualification capabilities at the Design Automation Conference (DAC) in Anaheim USA, June 9-13, in Booth #324. For more information, see www.dac.com. About Certess Certess, Inc. is the only electronic design automation company providing functional qualification products for companies that create and integrate complex design blocks or intellectual property (IP). The company’s technology provides design and verification engineers with an objective way to evaluate and improve the completeness of the verification environment, resulting in a shorter and more predictable process to integrate SoC designs and ensure high quality designs. The company is headquartered in Campbell, CA. For additional information, see www.certess.com.
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |