|
|||
Xilinx Virtex-II Platform FPGAs Validate World's First 10 Gb/s Multi-Protocol Module From Network ElementsCollaboration Proves Advancement In Optical Networking Technology SAN JOSE, CA and BEAVERTON, OR--(INTERNET WIRE)--Mar 27, 2002 -- Xilinx, Inc., (NASDAQ:XLNX) and Network Elements Inc.(NEI), a leading provider of high speed optical networking modules, today reported the use of Xilinx(R) Virtex-II(TM) Platform FPGA technology as an interface and validation for Network Elements' Lithium 10Gb/s multi-protocol optical networking module; the world's only 10Gb/s module with integrated multi-protocol processing capabilities. Network Elements' Lithium module interfaces to a Xilinx Virtex-II XC2V100 using SPI-4 protocol on a 17-bit DDR LVDS bus running at an impressive rate of 800 Mb/s. "Our validation platform really proved the capabilities of the Virtex-II FPGA," said Don Husby, design engineer at Network Elements. "In addition to the IO speeds, a large chunk of the internal logic runs at 400 MHz which is near the theoretical limits of the chip." The design also benefited from the abundance of internal DLLs and the use of the Virtex-IISRL to implement large LFSR random number generators. "The random packet generator used 128 slices, but would have used 16 times the resources in a competitor's FPGA." "We are pleased to be a vehicle through which Network Elements can bring such world class products to the Networking and Communications market," said Erich Goetting, vice president and general manager of the advanced product division at Xilinx. About the Lithium 10Gb/s Multi-Protocol Modules The Lithium Multi-Protocol Module is the only optical networking module to integrate optical PHY, protocol-processing, and software functionality. The module enables a complete protocol termination and monitoring solution for Layers 1 and 2 of high-speed optical networks, including 10GbE LAN, 10GbE WAN, Packet-over-SONET (POS), and SONET/SDH. About Xilinx Platform FPGAs The Virtex-II Platform FPGA family delivers the highest performance and highest density of any programmable logic solution available. The innovative Virtex-II IP-Immersion architecture enables integration of both hard and soft intellectual property (IP), enhanced system memory, and lightning-fast DSP performance, providing the best platform for advanced digital designs in the industry. With densities ranging from 40,000 to 8 million system gates, Virtex-II solutions are empowered by advanced design tools that reduce development time through fast design, powerful synthesis, smart implementation algorithms, and efficient verification capabilities. About Network Elements Inc. Network Elements leads the drive for 10Gb/s optical networking modules with innovations in high-speed optics, electronics and wirespeed multi-protocol ASICs. These optical networking modules address the core, metropolitan area, edge and server markets, providing the highest levels of performance and integration in a single module. Network Elements' products enable new classes of optical networking equipment based on flexible, scalable and configurable architectures. For more information about Network Elements, please visit us online at www.nei.com. About Xilinx Xilinx is the leading supplier of complete programmable logic solutions, including advanced integrated circuits, software design tools, predefined system functions delivered as cores, and unparalleled field engineering support. Founded in 1984 and headquartered in San Jose, Calif., Xilinx invented the field programmable gate array (FPGA) and fulfills more than half of the world demand for these devices today. Xilinx solutions enable customers to reduce significantly the time required to develop products for the computer, peripheral, telecommunications, networking, industrial control, instrumentation, aerospace, defense, and low-power portable and consumer markets. For more information, visit the Xilinx web site at www.xilinx.com.
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |