|
|||||||
Ricoh Adopts Mentor Graphics LBISTArchitect for Logic BISTTOKYO, Japan, April 17, 2002 - Mentor Graphics Corporation (Nasdaq: MENT) today announced that Ricoh has adopted its logic built-in-self-test (BIST) solution LBISTArchitect™ tool. By using the LBISTArchitect tool, Ricoh has developed a design flow for System-on-Chip (SoC) logic that eliminates external stored patterns for increased test efficiency and enhances the overall quality of the design. "We are convinced of the value in using a full scan approach for logic circuit test and view logic BIST as the next step to help us eliminate stored patterns." said Takamitsu Yamada, CAD Engineering Section, Imaging System LSI Development Center, at Ricoh Co., Ltd. "As the number of transistors per chip grows, pattern volume increases and becomes a bottleneck in circuit design. We have found the BIST approach to be successful in solving this problem." Prior to using logic BIST, Ricoh established a BIST design flow for embedded memories using the Mentor Graphics® MBISTArchitect™ tool. In addition to using LBISTArchitect Ricoh also uses other Mentor solutions in their Design-for-Test (DFT) flow including the DFT-Advisor™ tool for scan insertion and the FastScan™ automatic test pattern generation tool. "As a DFT partner, Mentor Graphics has greatly contributed to our efficient test flows. Using the LBISTArchitect tool, we eliminated stored patterns and maintained product quality. We see product quality benefits from increased detection of speed-related defects and the full JTAG control enables a board component diagnosis solution," said Zenji Oka, manager of CAD Engineering Section, Imaging System LSI Development Center, at Ricoh Co., Ltd. "We are proud that Ricoh succeeded in logic BIST as the result of our DFT strategy," said Pat Williams, president of Mentor Graphics Japan. "We have been strengthening our DFT solutions for several years with the goal of providing dramatic cost reductions as well as productivity and quality improvements to our customers. LBISTArchitect delivers innovative technology for low-intrusion high-quality test approach." LBISTArchitect contains patented BIST-ReadySM technology that ensures very high fault coverage without timing, routing and power dissipation overhead traditionally seen in BIST. The product's patented multiphase test point insertion MTPISM technology increases a design's fault coverage while adding control and observe points to test any logic resistant to random patterns. The MTPI technology ensures test points are not added to either timing critical areas or paths within the design. The tool's design rules checks can run at any stage of the design and test process, and combined with the parameterizable BIST controller, ensures that the BIST implementation can handle engineering change orders (ECOs) without the need for re-synthesis. The board-level component test offered by LBISTArchitect enables manufacturers to efficiently diagnose failing printed circuit boards. Logic BIST technology can be used to identify the failing devices on the boards, allowing users to replace only the defective parts rather than the entire board, save tremendous amounts of time and money and maintain board manufacturing quality. About Ricoh About Mentor Graphics ###
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |