|
||||||||||||
Weltrend Adopts AndesCore N801 For Booming Brushless DC Motor Control MarketSANTA CLARA, Calif. -- Jan. 15, 2015 -- Andes Technology Inc. the leader in developing easy to integrate, scalable, and configurable CPU intellectual property (IP) and platforms, today announced that Weltrend Semiconductor, a leading fabless semiconductor company, has adopted the AndesCore N801 CPU IP for a new system on chip (SoC) targeting the expanding brushless DC motor (BLDC) controller market. The N801's small gate count—less than 14k gates—and high performance—1.36 DMIP/MHz at 300MHz operating frequency—beat out competitive alternatives to win the business. Saving die area with a small gate count and high performance provides Weltrend's SoC a competitive advantage competing for a large share of the booming electric motor control market. The worldwide electric motors market is estimated at US$120.68 billion by 2019, growing at a 6.3 percent CAGR from 2013 to 2019, predicted the Transparency Market Research report "Electric Motors Market (AC motors, DC motors, Hermetic motors) - Global Industry Analysis, Size, Share, Growth, Trends and Forecast, 2013 – 2019."
Electric motors have wide applications in numerous industries and functions including household appliances, motor vehicles, industrial machinery, aerospace and HVAC equipments, the report claims. Furthermore, the research said growth is greatest in Weltrend's home market. "Asia-Pacific is the fastest-growing and largest regional market for electric motors owing to improving economies and rising purchasing power in countries such as India, Malaysia, China, and Indonesia." "Andes has been a valued supplier of CPU IP since 2009," said Chao-Chee Ku, Ph.D., Director of Product Planning & FAE of Weltrend. "Andes has continually provided Weltrend the high quality technical support we need to design best-in-class system-on-chip solutions for our customers. Andes' N801 CPU core helped Weltrend fulfill the market needs as well as our customers' requirements." "AndesCore processor families are based on a young architecture developed in the last 10 years with emerging market requirements in mind," said Frankwell Lin, President of Andes. "Not bound by the need to remain compatible by years of applications, Andes developed a product line of high performance, small size, and low power CPU cores including the N801 with its 3-stage pipeline design. These cores boost the execution efficiency of today's computation algorithms, reduce memory usage, lower customers' silicon cost, while providing a long-term roadmap for customers needing an upgrade path from 8-bit cores used up to now."
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |