|
||||||||||
City Semiconductor Announces Leading-Edge 12-bit 2.5-GSPS SAR ADC IP in 40nmSAN FRANCISCO – January 23, 2015 – City Semiconductor, a proven supplier of leading-edge mixed signal IP and related design services and support, announces an interleaved SAR (Successive Approximation Register) ADC with 12 bits of resolution at conversion rate of up to 2.5-GSPS (Gigasamples per second). Implemented in a popular 40nm process, this IP provides an industry-leading combination of high speed, low power consumption and flexibility for software defined radio, wireless networking, satellite communications, radar, and high-performance Test & Measurement equipment. The third-generation CS_AD122500_UMC40LP design provides exceptional noise performance while consuming significantly less power compared to existing solutions. Foreground calibration can be implemented on demand, which incurs a brief interruption in the output data flow. And, in order to meet the needs of communications applications which cannot tolerate interruptions in service the design also offers background calibration, which is totally invisible to the user. To simplify the design-in, City provides all needed voltage references and clock phase generation circuitry onboard. Also, the converter is easily configured as either a single, or a dual, for quadrature demodulation. Although currently implemented in the UMC 40nm process, the design is easily ported to other popular foundries. About City Semiconductor: City Semiconductor is a mixed-signal IC design house providing world-class intellectual property for the highest-speed applications, specializing in data converters that operate in the Gigahertz range, including Gigasample-per-second (GSPS) analog-to-digital converters (ADC) and digital-to-analog converters (DAC), as well as interface and support functions such as SerDes, LVDS, clocking (DLL/PLL), references, and related package and ESD design support. City Semiconductor also provide ultra-high-speed custom and semi-custom design and layout services, and support all aspects of production release for turnkey products or complex system-on-chip ASICs. Their quickly growing portfolio includes proven designs implemented in nodes ranging from 40nm to 180nm, at popular foundries worldwide.
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |