|
||||||||||
Algo-Logic Systems Launches 40Gbps TCP Endpoint on BittWare S5-PCIe-HQ FPGA BoardThe high throughput 40G TCP Endpoint delivers an ultra-low-latency of 96.0 nanoseconds SANTA CLARA, Calif. -- June 17, 2015 -- Algo-Logic Systems, a recognized leader in providing hardware-accelerated, deterministic, ultra-low-latency products, systems and solutions for accelerated finance, datacenter acceleration, and embedded system industries, today announced availability of their new 5th Generation 40G TCP Endpoint running on Bittware's S5-PCIe-HQ platform. The IP-Core enables FPGA-implemented logic to directly communicate over 40 Gigabit Ethernet networks with remote hardware or software devices and includes easy to use hardware application programming interface that supports multiple real-world accelerated datacenter use cases. Their network-tested 40G TCP Endpoint delivers ultra-low-latency of 96.0 nanoseconds at full duplex rates of 80 Gbps. This 40G TCP Endpoint IP-Core solution runs on the Altera Stratix V FPGA on BittWare's S5-PCIe-HQ full height, half-length platform with dual QSFP+ ports. Designed for high-end applications, the Stratix V provides a high level of system integration and flexibility for I/O, routing, and processing. Over 16 GBytes of on-board memory includes DDR3 and QDRII/II+. Two front-panel QSFP+ cages allow two 40GigE interfaces (or eight 10GigE) direct to the FPGA for reduced latency, making the board ideal for high frequency trading and networking applications. The S5PH-Q also features a Board Management Controller (BMC) for advanced system monitoring, which greatly simplifies platform management. All of these features combine to make the S5PH-Q a versatile and efficient solution for creating and deploying high-performance FPGA computing systems for Network Packet Processing and High Performance Computing applications in financial services, MAG (military, aerospace, and government), and instrumentation. Each instance of the core supports up to 512 sessions of TCP traffic. However, unlike a software TCP endpoint, Algo-Logic's FPGA TCP Endpoint enables a single session to send traffic at rates up to 40 Gbps in datacenters where round-trip latency is low. Additionally, it supports aggregate traffic flows that add to 40 Gbps for multiple sessions running over higher latency networks. The TCP Offload Engine (TOE) configurations are specifically designed for real-world datacenter acceleration and commercial deployment scenarios. The key features of the 40G TCP Endpoint include:
Algo-Logic's 40G TCP Endpoint can be seamlessly integrated with other components of Algo-Logic's Gateware Defined Networking® (GDN) IP-Core libraries, such as the Key Value Store (KVS) in-memory database, as well as with customer applications that perform N-Tuple packet classification and Network Functional Virtualization (NFV). "BittWare's FPGA boards offer tremendous processing capabilities to datacenters and data streaming applications, but for some users it can be a challenge to leverage those capabilities without application building block IP libraries," said Ron Huizen, VP of Systems and Solutions at BittWare, Inc., "We are excited that with this release of their new 40G TCP Endpoint, Algo-Logic Systems now allows users to handle those challenges with a complete library of network processing application IP-Cores that can address ingress, egress, and almost everything in between." "We are pleased to collaborate with BittWare to jointly launch our industry-first 40 Gbps TCP Endpoint on their leading FPGA Platform," said Imran Khan, VP of Marketing and Business Development at Algo-Logic Systems, Inc., "This TCP platform solution will enable both high throughput and network traffic acceleration with the lowest latency in datacenters." Algo-Logic's world-class hardware-accelerated systems and solutions are used by datacenter operators to increase throughput, minimize latency, and reduce both capital and operating expenses. Price and availability About BittWare, Inc. About Algo-Logic Systems
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |