|
||||||||||
Xilinx Announces Cost Optimized SPI-4.2 "Lite" IP CorePopular SPI-4.2 interconnect standard running at 2.5Gbps can now be implemented on cost effective -4 Virtex-II speed grades SAN JOSE, Calif., December 19, 2002 ¾ Xilinx, Inc., (NASDAQ:XLNX) today announced a new SPI-4.2 Lite LogiCORE™ product to offer customers with a low cost vehicle for designing the Optical Internetworking Forum's (OIF) System Packet Interface Level 4 (SPI-4) Phase 2 standard running at 2.5 Gigabits per second (Gbps). Xilinx also announced support for its OIF compliant 10 Gbps SPI-4.2 core with single chip dynamic alignment on for use with its lowest speed grade Virtex-II Pro™ FPGAs. The SPI-4.2 core is quickly being adopted as the standard interconnect between 2.5Gbps and 10Gbps PHY devices and traffic management devices such as network processors. It is used in routers, switches, and other equipment typical of multi-service voice and data networks.
The new SPI-4.2 Lite core allows customers to implement a 2.5Gbps SPI-4.2 interface in the cost effective – 4 speed grade Virtex-II device. With the SPI-4.2 Lite core using only 10% of the Virtex-II XC2V3000 device, designers can choose a smaller, less expensive device to host a SPI-4.2 interface. The new SPI 4.2 Lite core is functionally compliant with the SPI-4.2 standard, allowing customers to easily migrate their systems to support data rates of 10Gbps. For interconnect designs running at a full 10Gbps, the SPI-4.2 core is now supported on Virtex-II Pro devices in both the –5 and –6 speed grades, running at 700Mbps and 800Mbps respectively.
"The sweet spot for new telecommunications equipment over the next 12 to 18 months will be for products running at 2.5 gigabits per second," said Per Holmberg, director of programmable systems marketing at Xilinx. "However, telecom equipment suppliers want to be well positioned for the transition to 10Gbps data rates. Our compact SPI-4.2 Lite core, combined with the lowest speed grade Virtex-II FPGAs, provides a SPI-4.2 solution at the lowest possible price and a great foundation for scaling systems to higher data rates when the market moves in that direction."
The company also announced today its SPI-4.2-to-XGMII (10Gigabit Media Independent Interface) bridge LogiCORE product. The bridge core allows designers to cut system development costs by using an off-the-shelf solution. The bridge core is ideally suited for the rapid development of Metro Networks utilizing OC-192 POS/ATM and 10-Gigabit Ethernet technologies. .
Price and Availability
About Xilinx
####
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |