|
||||||||||
Dialog Semiconductor licenses Amphion IP core for System-level Silicon integration World-leading mixed-signal and system-level chip maker selects silicon-proven core solution from Amphion for high-volume standard product ASIC
Belfast, Northern Ireland (Feb 28, 2003) - Amphion, the leading provider of semiconductor intellectual property (SIP) for digital video and image coding system-on-a-chip (SoC) design, today announced that Dialog Semiconductor Plc (Nasdaq & Nasdaq Europe: DLGS; Neuer Markt: DLG) has licensed a highly optimized system-level core solution from Amphion for utilization in a high-volume standard product ASIC design. Headquartered near Stuttgart, Germany with additional design facilities in the UK, the USA, Sweden, Austria and Japan, Dialog is a world-leading developer and supplier of mixed-signal semiconductor technology for imaging, audio and power management.
Commenting on this first license agreement with Amphion, Roland Pudelko, CEO and President of Dialog Semiconductor, said, "Dialog designs chips and system-level solutions that enable advanced applications on mobile phones, such as multimedia messaging, video, gaming and digital audio players. Amphion provides innovative cores that set the benchmark for performance, features and design reuse quality, and engage with Dialog's product road-map. Dialog's success to date is built on working with industry-leading partners that can demonstrably enhance our ability to deliver technologically advanced semiconductor solutions to the wireless communications, automotive and industrial markets."
James G Doherty, CEO of Amphion, said, "Amphion is extremely pleased to enter into this major new license agreement with Dialog. Dialog joins a great number of systems, semiconductor and fabless clients that have already leveraged the performance benefits and time-to-market advantages of Amphion cores for video and imaging applications."
Amphion offers a wide range of silicon-proven cores for video, image, and audio signal processing in targeted-netlist formats for SoC/ASIC technologies and FPGAs. The standard set of core deliverables for ASIC usually comprises a bit-accurate C model, pre-compiled HDL simulation models, Verilog and VHDL testbenches, a gate-level netlist, and comprehensive user documentation.
About Dialog Semiconductor
About Amphion
Notes to Editors:
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |