|
|||
Agere Systems and Cadence Design Systems Donate ChartReuse-II to VSI AllianceVSI Alliance continues development of an Intellectual Property Assessment Worksheet incorporating important aspects of ChartReuse II ALLENTOWN, Penn. and SAN JOSE, Calif.- April 17, 2003 - To support openness and interoperability for customers, Agere Systems (NYSE: AGR.A, AGR.B) and Cadence Design Systems, Inc. (NYSE:CDN) today announced they have donated the ChartReuse-II (pronounced shär-trs) intellectual property (IP) assessment program to the VSI Alliance (VSIA). ChartReuse II provides continued enhancements to the OpenMORE IP assessment program previously donated to the Alliance. When released in the third quarter of this year, the VSIA Quality Metric will allow designers who adopt this standard to grade IP blocks containing soft and hard IP objectively. This will then be extended to embedded systems IP containing digital, verification and software IP provided separately or as a system. Agere Systems, a new member of the VSIA, joins long-standing member Cadence® in developing ChartReuse-II to address the growing availability of embedded systems IP and the need to foster IP supplier participation in ensuring consistent, high-quality development of intellectual property to service the marketplace. Both companies have joined the VSIA Quality Development Working Group (DWG) to work with the DWG's chairman and members, who have been working diligently toward the release of an updated Quality Assessment metric later this year. "VSIA is taking the lead in addressing embedded SoCs and has historically addressed the issue of hardware IP quality," said Michael Kaskowitz, VSIA president. "Many of our members have told us that quality is one of the most important problems they have to address. The existing work of our Quality DWG, combined with the donation of ChartReuse-II and the volunteer efforts of Agere Systems and Cadence, will result in a common, industry-accepted and readily utilized Quality Metric." "We've enjoyed our work with Cadence and with the VSIA to create the ChartReuse-II program, said William Billowitch, IP design reuse & development manager at Agere Systems. "The donation of the program to VSIA will help intellectual property suppliers provide consistently high-quality IP that is easy for semiconductor developers to incorporate into complex designs with low risk." "We are pleased to work with the VSIA because we share a similar philosophy about the importance of high-quality IP in an emerging embedded-systems marketplace," said Aurangzeb Khan, Cadence corporate vice president and general manager of Cadence Design Foundry®. "Designs at nanometer-scale process nodes will need to integrate an increasingly larger number of predeveloped IP blocks. So having a good methodology for reusing IP is becoming an increasingly important competitive advantage for semiconductor providers." About Agere Systems About Cadence About VSIA |
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |