![]() |
|
![]() |
![]() |
||||||||||
![]() |
Denali Offers IBM's PCI Express Design as Configurable IP CoreDESIGN AUTOMATION CONFERENCE 2003, ANAHEIM, Calif., June 2, 2003--Denali Software, Inc., the leading provider of semiconductor intellectual property (SIP) and electronic design automation (EDA) tools for chip interface design and verification, today announced that it is now offering configurable IP cores for PCI Express technology. The PCI Express core was developed and verified by IBM (NYSE:IBM) for use in its own ASIC's, Foundry, and Standard Product Designs. Denali is now bringing this design to the broader market, and will directly sell and support application specific configurations of the core through its own channels along with its existing PureSpecâ„¢ verification IP product for PCI Express. Within Denali's IP configuration and delivery infrastructure, chip designers can efficiently configure the cores for a wide range PCI Express device options, and target the design for a variety of ASIC processes or COT flows. The PCI Express Architecture is a state-of-the-art serial interconnect technology from the PCI-SIG that was designed to meet the necessary performance and feature requirements for expected processor and memory subsystem improvements over the next decade. The technology is targeted at multiple market segments in the computing and communications industries, and supports chip-to-chip, board-to-board and adapter solutions. "IBM Microelectronics continues to be at the leading-edge of standards-based designs, and we have made significant investments in this PCI Express core for our own internal use," said Tom Reeves, vice president, ASIC product group, IBM Microelectronics. "Denali has demonstrated significant expertise in both PCI Express technology and in delivering highly-configurable IP across a wide range of design flows and processes. Our relationship with Denali now enables the use of this core in the broader marketplace to help where chip designers can efficiently configure and implement the IP in their own PCI Express applications." "Denali has been active in the PCI Express community as a member of technical and communications workgroups within PCI-SIG, and also in developing its own PCI Express verification IP products for pre-silicon compliance and interoperability," said Tony Pierce, PCI-SIG Chairman. "This announcement represents a significant new commitment from both Denali and IBM to promote and enable PCI Express designs in the industry. We fully support these efforts from our members, and we appreciate Denali's commitment as a major contributor in PCI Express design enablement." "Intel is committed to enabling innovative PCI Express technology for a wide range of industry market segments," said Jim Pappas, director of initiative marketing, Intel Enterprise Platform Group. "Denali is an active member of the Intel Developer Network for PCI Express, and we support their efforts to deliver value-added IP cores to further energize and enable PCI Express-based designs." "This is definitely a big win for the PCI Express design community," said Denali president Sanjay Srivastava. "If you're a chip designer, you couldn't ask for a better combination. The leader in high-performance ASICs develops the PCI Express core, and Denali uses its channel and infrastructure for configuring and delivering the cores across different processes and flows. And to top it off, our PureSpec product is already established as the leading verification IP for PCI Express designs, so we can truly deliver the entire solution for PCI Express design and verification. This will have a dramatic impact on the way PCI Express interfaces are developed from now onwards." About Denali The Denali logo, Databahn, eMemory, MMAV, and PureSpec are trademarks of Denali Software, Inc. PCI Express is a trademark of PCI-SIG. All other trademarks are the property of their respective owners.
|
![]() |
![]() |
![]() |
Home | Feedback | Register | Site Map |
![]() |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |