|
|||
Cynergy offers ARM core models for open simulation platform for embedded system software development and SoC verification
CYNERGY OFFERS ARM CORE MODELS FOR OPEN SIMULATION PLATFORM FOR EMBEDDED SYSTEM SOFTWARE DEVELOPMENT AND SoC VERIFICATIONAUSTIN, TX June 12, 2001 Cynergy System Design, Inc., the leading provider of embedded system simulation solutions for hardware and software co-verification, today announced that it has signed an agreement with ARM [(LSE:ARM); (Nasdaq:ARMHY)], the industry's leading provider of 16/32-bit embedded RISC processor technology, to integrate and distribute ARM® processor core models as an option to Cynergy's ASVP Builder product. Design teams building embedded systems with ARM processor cores, can now use Cynergy's ASVP Builder for cycle-accurate simulation of both the system-on-chip (SoC) hardware design and the software running on the SoC, to get products to market quickly. ASVP's (Application Specific Virtual Prototypes) created with ASVP Builder are suitable for specifying RTL-based hardware component assemblies, verifying the functional accuracy of the resulting SoC designs and for co-simulating embedded software on the ASVP Builder's hardware simulator(s). Cynergy, a member of the ARM EDA Partnership Program, is supporting members of both the ARM7T and ARM9T families of microprocessor cores. ASVP Builder's implementation as an Open Simulation Platform enables end-user integration of cycle-accurate ARM models with project-specific verification environments, third party hardware and software (HW and SW) development tools, and RTL HW component models for the verification of a complete embedded design. "ARM's Cycle-Callable Models (CCM) complement Cynergy's Open Simulation Platform, which is enabled by the ASVP Builder product," said Jon Connell, Modeling Solutions Engineering manager, ARM. "CCMs are a new class of C model from ARM, offering high performance and cycle accuracy. They also offer a cycle-by-cycle advance capability and so are ideally suited to the clock-accurate C modeling environment provided by Cynergy's ASVP Builder." "By making industry-leading ARM cores available within an Open Simulation Platform, customers can develop more reliable ARM core-based SoC designs in less time," said Prem Jain, founder and CEO of Cynergy System Design. "The combination of ARM and Cynergy enables our joint customers to design SoCs without the architectural limitations imposed by other co-verification solutions. The user-programmability of our environment allows internally-developed or externally acquired C verification environments to be integrated with fully-integrated clock-accurate system-IC C models including the ARM core models. This demonstrates how existing CPU C models are easily integrated into open simulation platforms." Both ASVP Builder and the ARM core model options are available from Cynergy now. About the ARM EDA Partnership Program About Cynergy For more information, contact:
ARM michelle.spencer@arm.com Tel: +44 1628 427780
Valley PR georgia@valleypr.com Tel: (650) 345 7477 RTL-C® and ASVP-BuilderT are trademarks of Cynergy System Design, Inc. All other marks are property of their respective owners. Acronyms API Application Programming Interface |
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |