|
||||||||||
Intellectual Property Support for New Lattice FPGAs Grows Rapidly
ispLeverCORE IP For LatticeECP And LatticeEC Devices Can Be Downloaded, Evaluated Without Charge; IP Partners CAST, DCD And Eureka Provide Additional Support
HILLSBORO, OR - October 5, 2004 - Lattice Semiconductor Corporation (NASDAQ: LSCC), today announced the immediate availability of several key ispLeverCORETM intellectual property (IP) modules for its recently announced LatticeECP-DSPTM™ and LatticeECTM FPGAs. The initial IP modules available allow users to rapidly complete designs for functions as diverse as Ethernet, Reed Solomon, PCI and DMA. These modules, along with others that will become available over the coming months, complement the ispLeverCORE Connection IP cores available from Lattice's third party partners, as well as Lattice's free, industry-standard Reference Designs. "Lattice is excited to provide designers the unbeatable combination of its next-generation ECP and EC FPGA devices and a comprehensive library of IP modules that allows them to quickly design a variety of the most popular application functions," said Stan Kopec, Lattice vice president of corporate marketing. "Effective design tools and IP are now as integral to successful programmable logic design as silicon. Our ispLeverCORE modules are designed to the highest coding standards, and are extensively tested to meet required functionality and performance. These cores are ready-to-use, well-documented, and fully supported by Lattice field and factory engineers," Kopec concluded. ispLeverCORE IP for LatticeECPTM and LatticeEC Devices
Additional IP modules that Lattice intends to make available for its ECP and EC devices include DDR Memory Controller, FCRAM Memory Controller, Viterbi Decoder, Turbo Decoder, and Numerically Controlled Oscillator. For its LatticeECP-DSP devices, Lattice is developing a range of DSP-oriented IP that utilizes the sysDSPTM blocks embedded in the device. IPs that Lattice intends to make available include popular functions such as Finite Impulse Response (FIR) Filters and Fast Fourier Transforms (FFTs). ispLeverCORE Connection IP and Reference Designs for LatticeECP and LatticeEC Devices The Lattice partners program is designed to allow customers to easily access and integrate approved third-party IP products using Lattice programmable devices. "Partner IP support for our new FPGA families continues to grow rapidly," said Kopec. "We're pleased to continue our partnerships with CAST, DCD and Eureka Technology, and very excited by the increased IP core performance that each has achieved using our new ispLEVER® design tool software." CAST IP cores for the LatticeECP and LatticeEC devices include CAN Bus and 1394a functions. DCD provides a variety of microprocessor and peripheral functions, including 8051 and PIC compatible microprocessors. Eureka Technology provides a variety of bus interface functions and a CompactFlash/PCMCIA Host Adapter IP. Lattice also has free reference designs now available for the LatticeECP and LatticeEC devices to support functions including:
About the LatticeECP-DSP and LatticeEC FPGA Families The first available devices, the LatticeECP20/EC20, are in production and shipping to customers. The remaining LatticeECP and LatticeEC devices are expected to sample in the fourth quarter of 2004, with production release scheduled in the first half of 2005. About Lattice Semiconductor Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in the fields of communications, computing, computer peripherals, instrumentation, industrial controls and military systems. Company headquarters are located at 5555 NE Moore Court, Hillsboro, Oregon 97124-6421, USA; telephone 503-268-8000, fax 503-268-8037. For more information about Lattice Semiconductor Corporation, visit http://www.latticesemi.com. Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, estimates of market size and growth rate, our dependencies on our silicon wafer suppliers and intellectual property providers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company's Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements. # # # Lattice Semiconductor Corporation, Lattice (& design), L (& design), LatticeEC, LatticeECP, LatticeECP-DSP, GDX, ISP, ispLeverCORE, PAC, sysDSP and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries. GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.
|
Home | Feedback | Register | Site Map |
All material on this site Copyright © 2017 Design And Reuse S.A. All rights reserved. |