-
Jun. 21, 2011 -
Mentor Graphics today announced its support for Freescale Semiconductor's Advanced Multi-Processing (AMP) Series of QorIQ® multicore processors by providing its comprehensive Mentor® Embedded Linux platform, open source tools and services, to deliver a unified workflow for Freescale customers.
-
Jun. 21, 2011 -
Brite Semiconductor and SMIC today announced that they have achieved first-pass silicon success with Brite's first 40nm chip, using SMIC's 40nm process technology.
-
Jun. 09, 2011 -
Arteris today announced that its NoC interconnect IP and tools will be available to TSMC customers as part of TSMC Reference Flow 12.0, the foundry's latest design reference flow to enable its advanced 28nm process technology.
-
Jun. 07, 2011 -
Open-Silicon, Inc. announced today it achieved a key milestone in demonstrating its low-power design capability on GLOBALFOUNDRIES’ 28nm super low-power (SLP) technology.
-
Jun. 06, 2011 -
Atrenta today announced that Fujitsu Kyushu Network Technologies Limited has adopted its SpyGlass® AutoVerify for Advanced Lint analysis to achieve design quality of results (QoR) and design productivity improvements in their ASIC/FPGA flows.
-
Jun. 06, 2011 -
ARM and Synopsys have signed an expanded multi-year agreement extending ARM's access to Synopsys' innovative EDA technology. ARM will also provide Synopsys with access to the ARM Cortex-A15 processor to maximize performance and energy efficiency of SoCs built by ARM's Partners using this advanced ARM ...
-
Jun. 06, 2011 -
Cadence today announced a close collaboration with TSMC that will extend its interface IP offering. The initial outcome of the engineering collaboration will be certified solutions to support the pervasive USB 2.0 and 3.0 standards. The solutions will be supported and sold by Cadence.
-
Jun. 06, 2011 -
S2C Inc. announced that they have developed the TAI Verification Module (patent pending), a prototype verification product that allows user designs in FPGA-based prototypes to be verified with massive and fast test benchs through a x4 PCIe Gen2 channel to the PC.
-
Jun. 02, 2011 -
Nimbic today announced that new investor Austral Capital, and existing investors Madrona Venture Group and WRF Capital, have collectively invested $6.9 million in venture funding.
-
May. 31, 2011 -
Nimbic (formerly Physware) today announced the open beta launch of nCloud, the world’s first scalable and secure cloud computing platform for electronic design automation (EDA). Effective immediately, nWave, the leading 3D full-wave EM solver for signal and power integrity (formerly PhysWAVE), and ...
-
May. 30, 2011 -
Paradigm Works today announced that its VerificationWorks™ verification productivity software suite is UVM 1.0 compliant.
-
May. 26, 2011 -
TSMC announced today that 28nm support within the Open Innovation Platform™ (OIP) design infrastructure is fully delivered, as demonstrated by 89 new 28nm designs scheduled to tapeout.
-
May. 18, 2011 -
Vennsa today announced immediate availability of OnPoint™ with Triage, along with a set of performance-driven features to enhance accuracy and increase capacity.
-
May. 17, 2011 -
Atrenta has announced the availability of the next-generation release of its popular SpyGlass® product family. Atrenta has enhanced the SpyGlass family in multiple areas, including usability, debug, advanced linting, power estimation and reduction, CDC verification, constraints management, and testability. ...
-
May. 11, 2011 -
SpringSoft today announced advancements to its Certitude™ Functional Qualification System that enable broader and more efficient deployment of verification qualification methodologies.
-
May. 09, 2011 -
Cadence today announced it has collaborated with TSMC to deliver their customers DFM expertise and technology in a service model.
-
May. 04, 2011 -
Cadence today announced a breakthrough in electronic design with a new suite of products that promises to cut system integration time by up to half for next-generation designs. Bringing hardware and software development closer together than ever before, the suite features four connected platforms that ...
-
Apr. 28, 2011 -
PLDA and Aldec today announced the immediate availability of PLDA’s EZDMA IP solution, supporting Aldec’s Riviera-PRO for Linux and Active-HDL for Windows.
-
Apr. 28, 2011 -
Cadence Design Systems today announced results for the first quarter of fiscal year 2011. Cadence reported first quarter 2011 revenue of $266 million, compared to revenue of $222 million reported for the same period in 2010.
-
Apr. 27, 2011 -
HDL Design House today announced that it has signed a strategic agreement with Cadence Design Systems to join the Cadence IP Alliance program.
-
Apr. 14, 2011 -
Xylon today announced that it has released the logiVIEW-SVK, a complete development platform and toolset for developers of automotive multi-camera Surround View Driver Assistance (DA) Systems.
-
Apr. 11, 2011 -
Cadencetoday announced a DDR4 solution. The solution includes hard and soft PHY IP; controller IP; memory models; verification IP; tools and methodologies; and signal integrity reference designs for the package and board.
-
Mar. 31, 2011 -
ChipStart LLC announced today it has selected S2C, Inc. as a target vendor for prototyping and low volume deployment of ChipStart’s SSM SoC System Manager.
-
Mar. 30, 2011 -
Evatronix announced today the presentation on multi-configuration challenges in IP design and delivery that will be held on April 6th during the Design&Reuse IP-SoC Day event in Tel-Aviv, Israel.
-
Mar. 28, 2011 -
Cadence Design Systems today announced that it is first to market with a licensable, wide I/O memory controller core, along with an integration environment, that brings PC-like performance to mobile applications like smartphones and tablets.
-
Mar. 21, 2011 -
Xilinx today announced the beginning of the 7 series FPGA rollout with shipment of the first Kintex(TM)-7 K325T Field Programmable Gate Array (FPGA), marking the industry's fastest product rollout of next generation programmable logic devices built with 28nm technology.
-
Mar. 18, 2011 -
Dolphin Integration have developed techniques based on behavioral modeling to speed-up simulation and on detectors to reduce verification time and increase hierarchical verification coverage. Now that these methodologies have proven their added-value, Dolphin is spreading these techniques externally ...
-
Mar. 15, 2011 -
OSCI announce the continuing industry adoption of the SystemC Analog/Mixed-Signal (AMS) 1.0 Standard for mixed-signal system-level design. NXP Semiconductors, STMicroelectronics and Infineon Technologies, are integrating SystemC AMS extensions into their respective ESL design methodologies and mixed-signal ...
-
Mar. 14, 2011 -
Cadence today announced major enhancements to its Virtuoso®-based custom/analog flow, boosting productivity across the entire flow from initial design specification to final GDSII and for process nodes down to 20 nanometers.
-
Mar. 09, 2011 -
Synopsys today announced Synplify Pro, Synplify Premier and Synphony synthesis support for Xilinx's latest ISE® Design Suite (IDS) 13, which provides support for their 28-nanometer (nm) 7 series FPGAs.
-
Mar. 08, 2011 -
Xilinx today announced the immediate availability of ISE(R) Design Suite ISE13. New to the award winning design tool and IP suite are enhancements which improve productivity across SoC design teams and progression towards true plug-and-play IP that targets Spartan(R)-6, Virtex(R)-6 and 7 series FPGAs, ...
-
Mar. 01, 2011 -
Mentor Graphics today announced that it has embarked on a corporate-wide strategy aimed at transforming the integration and functional verification of complex System on Chip (SoC) designs. The strategy targets both near-term and long-range challenges with a blend of tools and methodologies that span ...
-
Feb. 28, 2011 -
Cadence today detailed the extensive expansion of its broad portfolio of verification IP (VIP) and memory models. The Cadence® VIP offering boasts support of new protocols such as ARM® AMBA® 4 and MIPI to address early IP verification and integration through to system validation in demonstration ...
-
Feb. 21, 2011 -
Accellera approved version 1.0 of its Universal Verification Methodology (UVM) standard.
-
Feb. 22, 2011 -
Cadence today announced that Broadcom is expanding its use of the Cadence® Verification Computing Platform, Palladium® XP, to help validate its complex system designs before committing them to silicon.
-
Feb. 21, 2011 -
Achronix today announced the closing of a formal agreement with Mentor Graphics to provide advanced synthesis support for Achronix Semiconductor’s Speedster22i Field Programmable Gate Arrays (FPGAs).
-
Feb. 21, 2011 -
At the 2011 International Solid-State Circuits Conference (ISSCC) here, Texas Instruments Inc. and the Massachusetts Institute of Technology (MIT) will outline what could be a major breakthrough in the gap between performance demands and battery capacity in the mobile space.
-
Feb. 03, 2011 -
Synopsys today announced the verification FastForward migration program. The program helps Cadence® Incisive® and Mentor Graphics® Questa® users to migrate to the VCS® functional verification solution and benefit from its superior technologies.
-
Feb. 03, 2011 -
Cadence today announced results for the fourth quarter and fiscal year 2010. Cadence reported fourth quarter 2010 revenue of $249 million, compared to revenue of $220 million reported for the same period in 2009.
-
Jan. 31, 2011 -
Cadence today advanced the design of giga-gate/gigahertz system on chips (SoCs) with a proven digital end-to-end flow at 28 nanometers that yields both performance and time-to-market advantages.