-
Sep. 28, 2010 -
Tektronix, Inc., the world's leading manufacturer of oscilloscopes,today introduced the industry’s first testing tools for the MIPI ® Alliance M-PHY standard, allowing customers to immediately get started with performance verification and debug for this important new specification using Tektronix ...
-
Sep. 28, 2010 -
Cadence today announced that Geoff Ribar, chief financial officer of Telegent Systems, Inc., will be appointed senior vice president and chief financial officer of Cadence effective on or about November 1, 2010. Kevin S. Palatnik is leaving the company to pursue other interests.
-
Sep. 27, 2010 -
Cadence today announced it is providing its customers an optimized implementation methodology for the new ARM(R) Cortex(TM)-A15 MPCore(TM) processor that enables them to start designing Cortex-A15 processor-based SoCs immediately.
-
Sep. 16, 2010 -
Cadence today announced that SMIC has adopted the Cadence Silicon Realization product line for advanced node, low-power designs.
-
Sep. 16, 2010 -
Altium has announced it intends to acquire Morfik Technology. Altium’s objective is to help electronics designers expand their role from designing the electronics in devices to the larger role of designing and engineering web-based ‘device ecosystems’.
-
Sep. 08, 2010 -
Synopsys today announced that Silicon Image employed DFTMAX™ compression, an integral part of the Galaxy™ Implementation Platform, to significantly lower manufacturing test cost and time.
-
Aug. 30, 2010 -
Innovative Logic, provider of reusable standard based Intellectual Property (IP) and ASIC/FPGA design & verification services announced today to expand their services to their embedded customers too.
-
Aug. 30, 2010 -
S2C announces the release of its fourth-generation rapid SoC prototyping tool, V6 TAI Logic Module, based on Xilinx’s 40-nm Virtex™ field-programmable-gate-array (FPGA).
-
Aug. 25, 2010 -
Synopsys today announced that Global Unichip has achieved first-pass silicon success for its GP5080 Solid State Drive (SSD) system-on-chip (SoC) utilizing the complete Synopsys DesignWare® SATA IP solution, consisting of controller, PHY and verification IP.
-
Aug. 23, 2010 -
OCP-IP and CircuitSutra along with Imperas today announced the availability of a Virtual Platform Demo created utilizing OCP-IP’s advanced Modeling Kit.
-
Aug. 20, 2010 -
Sidense, a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, announced that the United States Patent and Trademark Office (USPTO) has recently granted the Company Patent Number 7,755,162, “Anti-fuse Memory Cell.”
-
Aug. 10, 2010 -
The total revenue for Q2, 2010 was NT$ 2.566 billion, an increase of 19% from Q1, 2010 (NT$ 2.157 billion), and a significant increase of 26% from Q2, 2009 (NT$ 2.035 billion). GUC's Q2 revenue hit record high.
-
Aug. 09, 2010 -
Synopsys today announced that TSMC has successfully taped out a complex 28-nanometer (nm) Product Qualification Vehicle (PQV) test chip using Synopsys' Galaxy™ Implementation Platform. Key features used to design the PQV test chip include 28-nm design rule support for place-and-route, interconnect ...
-
Aug. 05, 2010 -
Cadence announced today that it will align product development to deliver on the EDA360 vision. The company will line up research and development (R&D) around the three core tenets of the vision: System Realization, SoC Realization and Silicon Realization.
-
Jul. 29, 2010 -
Cadence today announced results for the second quarter of fiscal year 2010. Cadence reported second quarter 2010 revenue of $227 million, compared to revenue of $210 million reported for the same period in 2009.
-
Jul. 27, 2010 -
ISE 12.2 Delivers New Partial Reconfiguration Design Flow and 24 Percent Reduction in BRAM Power Consumption with Intelligent Clock Gating
-
Jul. 21, 2010 -
Cadence today announced a broadening of its existing collaboration with ARM to develop an optimized System Realization solution for ARM processors that will enable an end-to-end flow including a full set of interoperable tools, ARM(R) processor and physical IP, services and methodology from embedded ...
-
Jul. 19, 2010 -
Xilinx today launched the industry's first high-density, rad-hard reconfigurable FPGA for withstanding radiation environments encountered by applications ranging from low earth-orbiting satellites to systems supporting inter-planetary missions.
-
Jun. 30, 2010 -
TSMC today announced that its 0.25-micron One-Time-Programmable (OTP) IP now meets Automotive Electronics Council (AEC) standard AEC-Q100 specification.
-
Jun. 22, 2010 -
Arteris today announced that its NoC interconnect IP and tools will be available to TSMC customers as part of TSMC Reference Flow 11.0, the foundry's latest design reference flow for its advanced process technology. Arteris ships a commercial NoC IP solution, and its NoC-connected SoCs are incorporated ...
-
Jun. 22, 2010 -
Sonics today announced the company plans to expand its presence in China and Taiwan, naming James Mac Hale as vice president of Asia Operations. Sonics has opened a branch office in Taipei and has established a local team in both Taipei and Shanghai.
-
Jun. 22, 2010 -
Open-Silicon today announced the promotion of Taher Madraswala to Vice President of Engineering. He will continue driving the on-time execution of customers’ SoC and ASIC design and development programs.
-
Jun. 21, 2010 -
Cadence Delivers First-Pass Silicon Success on the Implementation of a 65nm Low-Power Mixed-Signal SoC for China’s next-generation wireless communication protocol
-
Jun. 18, 2010 -
Cadence today announced that it has successfully completed the acquisition of Denali Software. The Denali team, including founders Sanjay Srivastava and Mark Gogolewski, will report to Nimish Modi, senior vice president, research and development, Front End Group, Cadence.
-
Jun. 17, 2010 -
Atrenta announced today at the 47th Design Automation Conference the availability of the SpyGlass®-Physical product. The new addition to the SpyGlass family enables register transfer level (RTL) engineers to achieve faster design closure by modeling physical implementation effects at the RTL stage ...
-
Jun. 15, 2010 -
TSMC today introduced the first Slim Library that reduces system-on-chip (SoC) routed logic block area by 15 percent compared to blocks routed through current standard cell libraries. The library targets TSMC's 65nm LP process technology and fits existing implementation flows for easy adoption.
-
Jun. 15, 2010 -
GiDEL announced today the availability of TotalHistory™, the most advanced debugging feature available in today’s ASIC Prototyping solutions and FPGA based systems.
-
Jun. 14, 2010 -
Synopsys today introduced its Galaxy Characterization Solution. The Galaxy Characterization Solution is a comprehensive suite of tools architected to generate compact, highly-accurate libraries for the design and implementation of complex system-on-chips (SoCs).
-
Jun. 14, 2010 -
Tiempo, SAS, a developer of innovative clockless technology for the design of low power integrated circuits (ICs), today announced it has named EDA industry veteran Steve Svoboda as Vice President of Business Development.
-
Jun. 14, 2010 -
S2C announces the release of its fourth-generation rapid SoC prototyping tool, S4 TAI Logic Module, based on Altera's 40-nm Stratix® IV field-programmable-gate-array (FPGA).
-
Jun. 07, 2010 -
TSMC today extended its Open Innovation Platform™ with another focus on system-level design, analog/mixed-signal (AMS)/RF design and two-dimensional/three-dimensional integrated circuit (2-D/3-D IC) implementation. At the same time the company introduced the first three initiatives from the new focus. ...
-
Jun. 07, 2010 -
Xilinx today announced that its Spartan(R)-6 and Virtex(R)-6 FPGA Connectivity Targeted Reference Designs are PCI Express(R) compliant, offering developers a comprehensive, real-world example to reference for their next high-speed Serial I/O design. As part of Xilinx's Connectivity Targeted Design Platform, ...
-
Jun. 03, 2010 -
Magillem SA, the leading provider of solutions designed to reduce the global cost of complex designs and Docea Power, the Electronic System Level (ESL) company that delivers software for early power and thermal analysis, today announced they are joining their forces to work on a power aware description ...
-
May. 24, 2010 -
Cadence Design today announced a joint development agreement with IBM to create high-performance integration-optimized IP. Under the agreement, the companies will develop DDR PHYs, memory controllers, and protocols such as PCIe and Ethernet under 32-nanometer silicon-on-insulator.
-
May. 21, 2010 -
Cosmic Circuits today announced its partnership with S2C Inc. to bring its strong portfolio of silicon-proven mixed-signal IP cores to system-on-chip companies in China.
-
May. 13, 2010 -
Cadence Design Systems, Inc. (Nasdaq: CDNS), a leader in global electronic design innovation, and Denali Software, Inc., a leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that the companies have entered into a definitive merger agreement ...
-
May. 12, 2010 -
CAST now offers the only encoder core that supports both the Baseline (8-bit) and Extended Sequential (12-bit) modes of the JPEG image compression standard.
-
May. 06, 2010 -
NextOp Software, Inc. formally introduced itself today as a functional verification provider focused on delivering Assertion-Based Verification solutions that leverage design and testbench information to uncover bugs, expose coverage holes and increase verification observability
-
May. 05, 2010 -
Cadence Design Systems today announced the Cadence Open Integration Platform, a platform that significantly reduces SoC development costs, improves quality and accelerates production schedules.
-
May. 03, 2010 -
Xilinx today introduced the ISE(R) Design Suite 12 software to enable breakthrough optimizations for power and cost with greater design productivity. The new suite provides advances in timing-driven design preservation, AMBA 4 AXI4-compliant IP support for plug-and-play design, and an intuitive design ...