English
You are here:
| 1611 Results (1201 - 1240) |
-
ARM and Synopsys Announce Industry-First and Recommended Flow For ARM11 Family With Intelligent Energy Manager Technology
Feb. 28, 2005 - ARM and Synopsys Announce Industry-First and Recommended Flow For ARM11 Family With Intelligent Energy Manager Technology -
ESL Design State of the Union 2005
Mar. 01, 2005 - ESL Design State of the Union 2005 -
ProDesign unveils CHIPit Gold Edition Pro, a new high-speed prototyping platform
Feb. 21, 2005 - ProDesign unveils CHIPit Gold Edition Pro, a new high-speed prototyping platform -
Cadre Codesign Inc. delivers high performance JPEG compression for FPGA-based intelligent cameras
Feb. 16, 2005 - Cadre Codesign Inc. delivers high performance JPEG compression for FPGA-based intelligent cameras -
A broader look at ESL design
Feb. 14, 2005 - A broader look at ESL design -
eInfochips Expands Verification IP Portfolio With Ultra-Wide-Band -- UWB -- and Serial Attached SCSI -- SAS -- Verification Components
Jan. 31, 2005 - eInfochips Expands Verification IP Portfolio With Ultra-Wide-Band -- UWB -- and Serial Attached SCSI -- SAS -- Verification Components -
Chartered begins customer prototyping in 300mm Fab
Jan. 28, 2005 - Chartered begins customer prototyping in 300mm Fab -
MIPS Technologies and Virage Logic Announce Lowest Cost, Lowest Power, Highest Performance 333 MHz Embedded Processor
Jan. 19, 2005 - MIPS Technologies and Virage Logic Announce Lowest Cost, Lowest Power, Highest Performance 333 MHz Embedded Processor -
How ESL becomes a business imperative
Jan. 17, 2005 - How ESL becomes a business imperative -
OCP-IP Unveils CoreCreator 4.0
Jan. 11, 2005 - OCP-IP Unveils CoreCreator 4.0 -
ARC International and Magma Deliver Customer-Proven Reference Methodology for the ARC 600 Configurable Microprocessor Core
Jan. 12, 2005 - ARC International and Magma Deliver Customer-Proven Reference Methodology for the ARC 600 Configurable Microprocessor Core -
Top Executives Join eASIC Management Team
Jan. 10, 2005 - Top Executives Join eASIC Management Team -
Tahoe RF Semiconductor Validated as 'Ready for IBM Technology' for Additional IBM Technologies
Jan. 03, 2005 - Tahoe RF Semiconductor Validated as 'Ready for IBM Technology' for Additional IBM Technologies -
Aldec Releases Integrated SystemC Debugging Environment with Assertion-Based Verification
Dec. 27, 2004 - Aldec Releases Integrated SystemC Debugging Environment with Assertion-Based Verification -
CoWare to Showcase Leading Solutions for Electronic System Level (ESL) Design at VLSI Design 2005 & ICES Conference in Kolkata India, Jan. 3-5, 2005
Dec. 20, 2004 - CoWare to Showcase Leading Solutions for Electronic System Level (ESL) Design at VLSI Design 2005 & ICES Conference in Kolkata India, Jan. 3-5, 2005 -
PCI-SIG Announces PCI Express Architecture Performance Extension
Dec. 15, 2004 - PCI-SIG Announces PCI Express Architecture Performance Extension -
Tensilica Partners with eInfochips to Set Up Software Development Center in India
Dec. 13, 2004 - Tensilica Partners with eInfochips to Set Up Software Development Center in India -
Verisity Verification Solutions Used by Agere to Speed New Gigabit Ethernet Chips to Market
Dec. 07, 2004 - Verisity Verification Solutions Used by Agere to Speed New Gigabit Ethernet Chips to Market -
Altera and Leading Power Management Vendors Provide Complete Power Solutions for Stratix II FPGAs
Dec. 07, 2004 - Altera and Leading Power Management Vendors Provide Complete Power Solutions for Stratix II FPGAs -
Conexant Expands Product Development Resources in India; Paxonet Acquisition Adds More Than 100 Experienced Design Engineers
Dec. 06, 2004 - Conexant Expands Product Development Resources in India; Paxonet Acquisition Adds More Than 100 Experienced Design Engineers -
MIPS Technologies Licenses Highest-Performance, MIPS32 24K Core Family to Micronas
Dec. 06, 2004 - MIPS Technologies Licenses Highest-Performance, MIPS32 24K Core Family to Micronas -
eInfochips selected to operate QLogic Design Center
Dec. 02, 2004 - eInfochips selected to operate QLogic Design Center -
Altera Uses Verisity's Plug-and-Play Components to Speed Verification of its Intellectual Property
Nov. 30, 2004 - Altera Uses Verisity's Plug-and-Play Components to Speed Verification of its Intellectual Property -
CoWare Innovators Group (CING) Fosters Best Practices in Electronic System-Level Design
Nov. 22, 2004 - CoWare Innovators Group (CING) Fosters Best Practices in Electronic System-Level Design -
MIPS Technologies' Highest-Performance 32-Bit Processor Core Families Supported by MontaVista Linux
Nov. 22, 2004 - MIPS Technologies' Highest-Performance 32-Bit Processor Core Families Supported by MontaVista Linux -
eInfochips Offers VeriSuite, One of the Industry's Most Comprehensive Verification Services Package and IP Library
Nov. 22, 2004 - eInfochips Offers VeriSuite, One of the Industry's Most Comprehensive Verification Services Package and IP Library -
Magma Delivers Design Enablement Kit for IBM-Chartered 90-Nanometer Process Platform
Nov. 16, 2004 - Magma Delivers Design Enablement Kit for IBM-Chartered 90-Nanometer Process Platform -
ZaiQ Technologies Ships SystemC Support
Nov. 16, 2004 - ZaiQ Technologies Ships SystemC Support -
CoWare and Forte Deliver First Integrated SystemC-based Solution For Electronic System Level (ESL) Design to Implementation
Nov. 15, 2004 - CoWare and Forte Deliver First Integrated SystemC-based Solution For Electronic System Level (ESL) Design to Implementation -
Applied Micro Circuits Corporation (AMCC) Standardizes on Verisity's VPA Platform
Nov. 15, 2004 - Applied Micro Circuits Corporation (AMCC) Standardizes on Verisity's VPA Platform -
Microprocessor consortium to add energy spec
Nov. 09, 2004 - Microprocessor consortium to add energy spec -
MIPS Technologies Licenses Highest-Performance 32-Bit Core to TZero
Nov. 09, 2004 - MIPS Technologies Licenses Highest-Performance 32-Bit Core to TZero -
New Release of CoWare ConvergenSC Speeds Adoption of Electronic System Level (ESL) Design
Nov. 08, 2004 - New Release of CoWare ConvergenSC Speeds Adoption of Electronic System Level (ESL) Design -
Smart Processors
Oct. 26, 2004 - Smart Processors -
GDA Silicon Germanium (SIGe) chip design servics validated as Ready for IBM Technology
Nov. 01, 2004 - GDA Silicon Germanium (SIGe) chip design servics validated as Ready for IBM Technology -
Scan design called portal for hackers
Oct. 25, 2004 - Scan design called portal for hackers -
LogicVision and Magma Team to Ensure Interoperability Between icBIST and Blast Create
Oct. 25, 2004 - LogicVision and Magma Team to Ensure Interoperability Between icBIST and Blast Create -
Zoran Corporation Selects Verisity's Verification Process Automation Technology
Oct. 18, 2004 - Zoran Corporation Selects Verisity's Verification Process Automation Technology -
iVivity Relies on Verisity's Verification Process Automation and Reuse for Its iDiSX Chip
Oct. 14, 2004 - iVivity Relies on Verisity's Verification Process Automation and Reuse for Its iDiSX Chip -
Design complexity drives need for ESL
Oct. 08, 2004 - Design complexity drives need for ESL
Previous Page