English
You are here:
| 1611 Results (1521 - 1560) |
-
OpenMORE RTL Rule Checker from Interra Accelerates Evaluation and Assessment of Reusable IP From Months to Days
Mar. 20, 2000 - OpenMORE RTL Rule Checker from Interra Accelerates Evaluation and Assessment of Reusable IP From Months to Days -
Fujitsu climbs Web-based design learning curve
Mar. 21, 2000 - Fujitsu climbs Web-based design learning curve -
Design reuse requires culture change, IP developers say
Mar. 23, 2000 - Design reuse requires culture change, IP developers say -
Monterey Design Systems announces physical design prototyping tool for design closure of ASIC and ASSP designs
Mar. 27, 2000 - Monterey Design Systems announces physical design prototyping tool for design closure of ASIC and ASSP designs -
Cadence Selects inSilicon Technology for System-on-Chip Design Services
Mar. 30, 2000 - Cadence Selects inSilicon Technology for System-on-Chip Design Services -
IKOS Systems and CoWare Announce Strategic Partnership to Link System-level Design and Design Verification
Apr. 03, 2000 - IKOS Systems and CoWare Announce Strategic Partnership to Link System-level Design and Design Verification -
Date yields testimonials and processor cores
Apr. 10, 2000 - Date yields testimonials and processor cores -
Avant! Offers No Cost and Royalty Free Libra-Visa Libraries
May. 01, 2000 - Avant! Offers No Cost and Royalty Free Libra-Visa Libraries -
Real Intent announces industry's first intent-driven verification system
May. 08, 2000 - Real Intent announces industry's first intent-driven verification system -
Xilinx tunes tools for big FPGA
May. 08, 2000 - Xilinx tunes tools for big FPGA -
Xilinx Transforms IP Center On Web Into First Portal for FPGA Intellectual Property
May. 10, 2000 - Xilinx Transforms IP Center On Web Into First Portal for FPGA Intellectual Property -
Synplicity's "Partners in Prototyping" takes the guesswork out of ASIC RTL prototyping
May. 15, 2000 - Synplicity's "Partners in Prototyping" takes the guesswork out of ASIC RTL prototyping -
NEC Electronics tips high-level design initiative
May. 16, 2000 - NEC Electronics tips high-level design initiative -
Altius offers design foundry services
May. 16, 2000 - Altius offers design foundry services -
Broadcom Corporation to acquire Pivotal Technologies Corp. a leading-edge developer of DVI and wireless communications solutions
May. 23, 2000 - Broadcom Corporation to acquire Pivotal Technologies Corp. a leading-edge developer of DVI and wireless communications solutions -
Synopsys and Mentor Graphics to Publish Japanese Translation of Industry-Standard Reuse Methodology Manual
May. 29, 2000 - Synopsys and Mentor Graphics to Publish Japanese Translation of Industry-Standard Reuse Methodology Manual -
New Hardware Embedded Simulation (HES[tm]) Technology
May. 29, 2000 - New Hardware Embedded Simulation (HES[tm]) Technology -
MIPS Technologies and Chartered Semiconductor complete architecture verification of MIPS-based cores in Silicon
May. 31, 2000 - MIPS Technologies and Chartered Semiconductor complete architecture verification of MIPS-based cores in Silicon -
ARM joins Verisity's pure IP program
Jun. 05, 2000 - ARM joins Verisity's pure IP program -
IP reuse called essential to advanced chip designs
Jun. 06, 2000 - IP reuse called essential to advanced chip designs -
ARC Cores revolutionizes 32-bit microprocessor enhancements with plug-in extensions
Jun. 14, 2000 - ARC Cores revolutionizes 32-bit microprocessor enhancements with plug-in extensions -
Mentor Graphics Named Leading IP Services Provider and Commodity IP Vendor In Inaugural Dataquest IP Market Study
Jun. 20, 2000 - Mentor Graphics Named Leading IP Services Provider and Commodity IP Vendor In Inaugural Dataquest IP Market Study -
ARM Strengthens Technology Access Program with Global Network of Design Centers
Jun. 20, 2000 - ARM Strengthens Technology Access Program with Global Network of Design Centers -
STMicroelectronics and CoWare Announce Comprehensive Partnership For System-Level Design
Jul. 10, 2000 - STMicroelectronics and CoWare Announce Comprehensive Partnership For System-Level Design -
ARM Forms Equity Alliance with CoWare
Jul. 18, 2000 - ARM Forms Equity Alliance with CoWare -
ARM Offers New Low-Cost Evaluation Board
Jul. 25, 2000 - ARM Offers New Low-Cost Evaluation Board -
Atmel adds DSP Group's Teak DSP Core to IP Library
Aug. 14, 2000 - Atmel adds DSP Group's Teak DSP Core to IP Library -
Standards group VSIA focuses on adoption challenges
Aug. 16, 2000 - Standards group VSIA focuses on adoption challenges -
New Platform-Based Design Capabilities Expand CoWare's Proven Tools And Methods to Speed New and Derivative Products to Market
Aug. 21, 2000 - New Platform-Based Design Capabilities Expand CoWare's Proven Tools And Methods to Speed New and Derivative Products to Market -
Artisan IP tagging system tapped as VSIA standard
Aug. 21, 2000 - Artisan IP tagging system tapped as VSIA standard -
Altera Extends Excalibur Design Flow to Include Industry-Standard Processor Cores
Sep. 25, 2000 - Altera Extends Excalibur Design Flow to Include Industry-Standard Processor Cores -
Xilinx first to ship production release of POS-PHY level 3 cores
Sep. 25, 2000 - Xilinx first to ship production release of POS-PHY level 3 cores -
Sequence Design and Virtual IP Group ally to deliver Design-closure services
Oct. 16, 2000 - Sequence Design and Virtual IP Group ally to deliver Design-closure services -
Massana Raises $16.5 Million in Second Round of Venture Financing
Oct. 23, 2000 - Massana Raises $16.5 Million in Second Round of Venture Financing -
Qualis and Verisity Partner to Deliver Reusable Verification Components
Oct. 23, 2000 - Qualis and Verisity Partner to Deliver Reusable Verification Components -
Mentor Graphics and Xilinx Announce New Tool for FPGA Design Reuse
Oct. 23, 2000 - Mentor Graphics and Xilinx Announce New Tool for FPGA Design Reuse -
VSIA says more designers adopt its methods
Oct. 27, 2000 - VSIA says more designers adopt its methods -
Mentor comms cores take aim at Xilinx FPGA lines
Nov. 06, 2000 - Mentor comms cores take aim at Xilinx FPGA lines -
0-In Enhances Verification for Large SOC Devices
Nov. 13, 2000 - 0-In Enhances Verification for Large SOC Devices -
AMS selects Simplex'substratestform [tm] for Mixed-signal SOC designs
Nov. 13, 2000 - AMS selects Simplex'substratestform [tm] for Mixed-signal SOC designs
Previous Page