magister en enfermeria IP core / Semiconductor IP / Silicon IP

Home
Search Silicon IP
Search Verification IP
Latest News
Industry Articles
Industry Expert Blogs
Videos
Events

≡ Menu Design And Reuse

|
Company
|
D&R China
|
dr-embedded.com
|
Wiki
|
English Chinese

Login
|
Subscribe to D&R SoC News Alert

Design And Reuse

Search IP
News
- Categories
- Latest News
  - intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
    Friday Mar. 28, 2025
  - Qualcomm initiates global anti-trust complaint about Arm
    Thursday Mar. 27, 2025
  - EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
    Thursday Mar. 27, 2025
Industry Articles
- Categories
- Featured Articles
  - Understanding MACsec and Its Integration
    Wednesday Mar. 26, 2025
  - Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
    Monday Mar. 24, 2025
  - Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
    Monday Mar. 10, 2025
Blogs
- Industry Expert Blogs
  - ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security
    Weebit Nano Blog - Eran Briman, Weebit Nano
  - Metanoia Licenses Cadence Tensilica ConnX 230 DSP for New SDR Platform
    Cadence Blog - Cadence
  - Cadence Silicon Success of UCIe IP on Samsung Foundry's 5nm Automotive Process
    Cadence Blog - Mayank Bhatnagar, Cadence
Videos
Events
- IP-SOC 2025 Archives

Choose a filter
- Full Site Search
- Silicon IP
- Verification IP
- Software IP
- News
- Industry Articles

You are here:

Silicon IP Catalog >
magister en enfermeria
> Page 139

Search for Silicon IP

Refine your search >>

Narrow your Selection

Refine by ASIC Foundry

Fujitsu

28nm
40nm
45nm
55nm
65nm
90nm

GLOBALFOUNDRIES

12nm
130nm
14nm
180nm
20nm
22nm
250nm
28nm
32nm
350nm
40nm
55nm
65nm
90nm

HHGrace

110nm
130nm
150nm
180nm

HLMC - Huali

28nm
40nm
55nm

Intel Foundry

18A
3nm
16nm

Jazz

130nm
180nm
250nm
350nm

LFoundry

150nm
350nm

Renesas

150nm
40nm
55nm
90nm

SMIC

110nm
130nm
14nm
150nm
153nm
160nm
180nm
250nm
28nm
40nm
55nm
65nm
90nm

STMicro

130nm
180nm
65nm
90nm

Samsung

4nm
5nm
7nm
8nm
10nm
11nm
14nm
28nm
32nm
45nm
65nm
90nm

Silterra

130nm
160nm
180nm
90nm

TSMC

3nm
4nm
5nm
6nm
7nm
10nm
110nm
12nm
130nm
150nm
160nm
16nm
180nm
20nm
22nm
250nm
28nm
350nm
40nm
45nm
500nm
55nm
65nm
80nm
85nm
90nm

Toshiba

40nm

Tower

130nm
180nm
500nm

UMC

110nm
12nm
130nm
14nm
150nm
162nm
180nm
22nm
250nm
28nm
350nm
40nm
500nm
55nm
65nm
80nm
90nm

VIS

150nm

XFab

180nm
250nm

Refine by FPGA Package

Altera

APEX 20KC
APEX 20KE
APEX II
Arria
Arria 10
Arria 10 GT
Arria 10 SX
Arria 10 SoC
Arria GX
Arria GX
Arria II
Arria II GX
Arria II GZ
Arria V
Arria V GT
Arria V GX
Arria V GZ
Arria V ST
Arria V SX
Arria V SoC
Cyclone
Cyclone 10 GX
Cyclone 10 LP
Cyclone II
Cyclone III
Cyclone III LS
Cyclone IV
Cyclone IV E
Cyclone IV GX
Cyclone Series
Cyclone V
Cyclone V E
Cyclone V GT
Cyclone V GX
Cyclone V SE
Cyclone V ST
Cyclone V SX
Cyclone V SoC
HardCopy
HardCopy II
HardCopy III
HardCopy IV E
HardCopy IV GX
MAX 10
MAX 10 DF
MAX II
MAX V
Stratix
Stratix 10
Stratix 10 GX
Stratix 10 MX
Stratix 10 SX
Stratix 10 TX
Stratix GX
Stratix II
Stratix II GX
Stratix III
Stratix III E
Stratix IV
Stratix IV E
Stratix IV GT
Stratix IV GX
Stratix V
Stratix V E
Stratix V GS
Stratix V GT
Stratix V GX
eASIC N2X
eASIC N2XT
eASIC N3X
eASIC N3XS

Lattice

LatticeEC/ECP
LatticeECP2
LatticeECP2M
LatticeECP3
LatticeECP5
LatticeSC
LatticeSCM
LatticeXP
LatticeXP2
MachXO
MachXO2
MachXO3
Platform Manager
Power Manager II
ispClock
ispMACH 4000

Microsemi

Axcelerator
Fusion
IGLOO
IGLOO PLUS
IGLOO nano
IGLOO2
MX
Polarfire
ProASIC3
ProASIC3 nano
ProASIC3E
ProASIC3L
ProASICPLUS
RT ProASIC3
RTAX-S/SL/DSP
RTG4
RTSX-SU
SX-A
SmartFusion
SmartFusion2
eX

Xilinx

Artix-7
Artix-7 -2L
Kintex UltraScale
Kintex UltraScale+
Kintex-7
Kintex-7 -2L
Spartan-3
Spartan-3 XA
Spartan-3A
Spartan-3A DSP
Spartan-3A DSP XA
Spartan-3A XA
Spartan-3AN
Spartan-3E
Spartan-3E XA
Spartan-6
Spartan-6 -1L
Spartan-6 HXT
Spartan-6 LX
Spartan-6 LXT
Spartan-6 XA
Spartan-6 XC
Spartan-II
UltraScale
UltraScale+
Virtex UltraScale
Virtex UltraScale+
Virtex-4
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-4 XA
Virtex-5
Virtex-5 FX
Virtex-5 FXT
Virtex-5 LX
Virtex-5 LXT
Virtex-5 SX
Virtex-5 SXT
Virtex-5 TXT
Virtex-6
Virtex-6 -1L
Virtex-6 CXT
Virtex-6 HXT
Virtex-6 LX
Virtex-6 LXT
Virtex-6 SXT
Virtex-7
Virtex-7 -2L
Virtex-7 HT
Virtex-7 XT
Virtex-7T
Virtex-II Pro
Zynq-7000

Refine by Provider

To get full access, please login here.

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for magister en enfermeria products
Contact information for magister en enfermeria Suppliers

Please log in here to your account.

New user ? Signup here.

Magister en enfermeria IP Listing

6439 IP Cores (5561 - 5600)

Looking for a specific IP ?
Save time, post your request

Globalfoundries 22nm MIPI D-PHY Universal Tx-Rx V1.2 @ 2.5GHz

Arasan Chip Systems announces the immediate availability of its MIPI D-PHY(SM) Globalfoundries 22nm FinFET process nodes. Arasan's D-PHY Global Foundry 22nm IP is compliant with MIPI D-PHY(SM) ...

5561
Globalfoundries 22nm MIPI D-PHY Rx only V1.2@2.5GHz

Arasan Chip Systems standalone MIPI D-PHY(SM) Recieve (Rx) only for Globalfoundries 22nm FinFET process nodes. Arasan's standalone D-PHY Rx only for Global Foundry 22nm IP is compliant with ...

5562
Globalfoundries 22nm MIPI D-PHY Tx only V1.2@2.5GHz

Arasan Chip Systems standalone MIPI D-PHY(SM) Transmit only for Globalfoundries 22nm FinFET process nodes. Arasan's standalone D-PHY Tx only for Global Foundry 22nm IP is compliant with standalone ...

5563
Globalfoundries 22nm MIPI D-PHY Rx only V1.1@1.5GHz

Arasan 2nd Generation MIPI D-PHY v1.1 Rx IP supporting speeds of up to 1.5 Gbps on GF 22nm process technology for SoC designs. Arasan’s D-PHY IP is available on both GF’s industry-leading ...

5564
DDR Memory Controller IP for low power and high reliability

DDR interface provides full support for the DDR interface, compatible with JESD79F specification and DFI-version 2.0 or higher Specification Compliant. Through its DDR compatibility, it provides ...

5565
DDR2 SDRAM Controller IP

DDR2 interface provides full support for the DDR2 interface, compatible with JESD79-2F specification and DFI-version 2.0 or higher Specification Compliant. Through its DDR2 compatibility, it ...

5566
DDR3 SDRAM Controller IP with advance feautures package

DDR3 interface provides full support for the DDR3 interface, compatible with JESD79-3F specification and DFI-version 2.0 or higher Specification Compliant. Through its DDR3 compatibility, it ...

5567
DDR3L Memory Controller IP optimized for low latency

DDR3L interface provides full support for the DDR3L interface, compatible with DDR3L protocol standard of 8GB_DDR3L and DFI-version 3.1 or higher Specification Compliant. Through its DDR3L compatibility, ...

5568
DDR4 Memory Controller IP with high performance

DDR4 is full-featured, easy-to-use, synthesizable design, compatible with DDR4 JESD79-4, JESD79-4A, JESD79-4A_r2, JESD79-4B, JESD79-4C and JESD79-4D (Draft) specification and DFI-version 3.0 ...

5569
DDR5 Memory Controller IP with Advanced Feautures

DDR5 is full-featured, easy-to-use, synthesizable design, compatible with DDR5 JESD79-5 and JESD79-5 Rev1.40 (Draft) specification and DFI-version 5.0 Compliant. Through its DDR5 compatibility, ...

5570
PVT sensor in 28nm

Process voltage and temperature detection of the silicon chip die is accomplished by PVT Sensor, an IP. It offers special characteristics like temperature and voltage probes without requiring ...

5571
PVT sensor integrated SAR ADC in 12nm

PVT Sensor & SAR ADC is an IP Core including TEMSEN ,.SARADC and 3xPOR. The SAR ADC used in this system offers a 10-bit resolution, ensuring precise and accurate conversion of analog signals ...

5572
Spatial Audio & Head Tracking Solution

Fully embedded spatial audio rendering engine with precise head tracking to bring total immersion to any audio content When we listen to sound through headphones or TWS earbuds, our ...

5573
Integrated Droop Response System

Industry 1st Integrated Turnkey Solution for Droop and DVFS Response Enabling Silicon Monitoring and Health Analytics with Precise Run-Time Droop Response Data The Aeonic Integrated ...

5574
High efficiency and Low BoM DC-DC designed in GobalFoundries 22FDX

High efficiency DC-DC converter designed in GF 22FDX with full PWM operation mode. Can be configured with output current from 100 mA to 2A

5575
DC/DC buck converter in GF 22FDX with low quiescent current and high efficiency at light load

DC/DC buck converter in GF 22FDX with low quiescent current and high efficiency at light load.

5576
Linear Regulator for digital island

Dolphin Design offer a Reusable Power Kit Library toward three objectives: To standardize and ease Power Regulation Network integration To enable diverse optimizations To reduce Time-to-Market ...

5577
Over-voltage Protection Module

Over-voltage Protection Module enabling direct connection of voltage regulators to 5.5 V batteries with standard 1.8 V I/O devices

5578
GF 22FDX combo voltage regulator combining a high efficiency DC-DC for operation in normal mode and an ultra-low quiescent uLDO to supply AON domain during sleep mode

Combo voltage regulator designed in GF 22FDX, combining a linear regulator for active mode with an ultra-low quiescent regulator for low-power operation in sleep mode. A Regulation Control Unit ...

5579
Low-leakage LDO in TSMC 22ULL supporting up to 3.63 V input voltage

High-performance LDO regulator to supply noise-sensitive active domains from input voltage up to 3.63 V.

5580
Retention Alternative Regulator, combines high efficiency in normal mode and ultra-low quiescent current for sleep mode

The RAR-eSR-qLR-ref-[1.62-3.63]-[0.55-2.5].04g embeds and controls two ViC regulators called eSR and qLR. The eSR is designed to provide dynamic power from 100 mA to 500 mA, depending on the ...

5581
7 μW always on Audio feature extraction with filter banks

WhisperExtractor is a disruptive technology that addresses a major challenge in the voice user interaction space - low power consumption. With the increasing adoption of voice user interfaces ...

5582
UltraFast BCH Decoder

BCH codes are widely used where bit errors are scattered randomly within the codeword. The Creonic Ultra-fast BCH Decoder is capable of processing an entire BCH codeword per clock cycle in a ...

5583
MIPI RFFE Master IP Core

The MIPI RFFE Master controller IP is a highly optimized and technology agnostic implementation of the MIPI RFFE v.3.1 standard targeting both ASIC and FPGA technologies. This IP is used to ...

5584
MIPI RFFE Slave IP Core

The MIPI RFFE Slave controller IP is a highly optimized and technology and PHY agnostic implementation of the MIPI RFFE v.3.1 standard targeting both ASIC and FPGA technologies. This IP is used ...

5585
Ethernet TSN Advanced Switch 10M/100M/1G/10G/25G for Aerospace

Comcores Manticore 10M/100M/1G/10G/25G IP is an advanced Ethernet Switch with an extensive set of QoS features and statistics. The switch supports up to 8 queues, classification, VLAN 802.1Q, ...

5586
Sensor Interface Subsystem

The agileSensorIF Subsystem is an efficient and highly integrated sensor interface for SoCs/ASICs. Featuring multiple Analog-to-Digital converters (agileADC), Digital-to-Analog converter (agileDAC), ...

5587
Power Management Subsystem

The agilePMU Subsystem is an efficient and highly integrated power management unit for SoCs/ASICs. Featuring a power-on-reset, multiple low drop-out regulators, and an associated reference generator. ...

5588
Sleep Management Subsystem

The agileSMU Subsystem is a low power integrated macro consisting of the essential IP blocks required to securely manage waking up a SoC from sleep mode. Typically containing a programmable ...

5589
PVT Sensor Subsystem

The monitoring of process, voltage and temperature variations are critical to optimize power and performance for modern SoCs/ASICs, especially for advanced node and FinFET processes. The ...

5590
4Kx16 Bits OTP (One-Time Programmable) IP, UM- 110 nm 1.2V/3.3V L110AE Process

The AT4K16U110MAE0DA is organized as a 4K-bits by 16 one-time programmable memory. This is a kind of non-volatile memory fabricated in UM- L110AE process. The OTP can be widely used in chip ...

5591
256x1 Bits OTP (One-Time Programmable) IP, UM- 110 nm 1.2V/3.3V L110AE Process

The AT256X1U110MAE0AB is organized as 256 bits by 1 one-time programmable in 1-bit read and 1-bit program modes. This is a kind of non-volatile memory fabricated in UM- 110nm standard CMOS core ...

5592
Low-power, high-speed 11-bit SAR ADC on TSMC 28nm HPC+

The A11B4G is a low-power, high-speed analog to digital converter (ADC) intellectual property (IP) design block. It is a hybrid successive approximation register (SAR) ADC, with a 11-bit resolution, ...

5593
eFPGA

The Vega eFPGA IP offers numerous benefits such as higher performance, reduced cost, IP protection, design assurance and compatibility, and IP security. It also comes with dedicated support ...

5594
64G SerDes

The KNiulink 64G SerDes IP core supports PAM4 signaling in the range of 25.0 - 64.0 Gbps using full-rate and half-rate modes with scrambled data. Non-return-to-zero (NRZ) signaling is supported ...

5595
Low-power, high-speed 11-bit, 8 GSPS Analog to Digital Converter IP block - TSMC 28nm HPC+ process

The A11B8G is a low-power, high-speed analog to digital converter (ADC) intellectual property (IP) design block. It is a hybrid successive approximation register (SAR) ADC, with a 11-bit resolution, ...

5596
high-performance solution for elliptic curve cryptography

Our ECC IP Core represents a cutting-edge solution that brings the power of elliptic curve cryptography to your systems. Designed with versatility and performance in mind, this IP Core supports ...

5597
Configurable CAN Bus Controller with Flexible Data-Rate

CAN FD FULL IP Core is a missing gap between CAN FD and CAN XL. It is called “CPU friendly” because it efficiently relieves it through configurable registers and… few additional innovations. ...

5598
ECC_56_32_4

ECC_56_32_4 engine is implemented using BCH algorithm to correct up to 4 errors and detect errors greater than 4 bits. It operates by adding ECC check bits to data bits during the encoding process. ...

5599
Voice Activity Detection IP-Core

Phonemic proposes a unique Voice Activity Detection (VAD) IP-Core based on innovative algorithms that are able to distinguish between between speech and ambient sounds with high accuracy. ...

5600

Previous Page | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 110 | 111 | 112 | 113 | 114 | 115 | 116 | 117 | 118 | 119 | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 | 129 | 130 | 131 | 132 | 133 | 134 | 135 | 136 | 137 | 138 | 139 | 140 | 141 | 142 | 143 | 144 | 145 | 146 | 147 | 148 | 149 | 150 | 151 | 152 | 153 | 154 | 155 | 156 | 157 | 158 | 159 | 160 | 161 | Next Page

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com

Contact Us
About us
D&R Partner Program
Advertise with Us
Privacy Policy