Securing embedded systems for networks
EE Times: Securing embedded systems for networks | |
Rick Gentile and Dave Kleidermacher (09/26/2005 10:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=171100340 | |
Embedded-systems designers often believe they must make difficult trade-offs among security, reliability and time-to-market. Most decide to put time-to-market first and "good enough" reliability second, leaving security a distant third. But the world is changing. First, security is emerging as a requirement for all devices with network connectivity, so third place is no longer so distant. Second, advances in microprocessors, operating systems and development tools make it possible to design for higher reliability, build the necessary foundation for security and even get to market faster. This neat trick can be accomplished only if you choose the right architecture-a combination of processor, operating system and software components-and only if you start by designing for high levels of reliability. Some amount of reliability can be "tested in" for a product, using traditional architectures and development techniques. But high reliability has to be designed in from the start. Any reasonable engineer will design an application in a modular way, dividing the application into software components and controlling their interaction through well-defined interfaces. But delivering the highest levels of reliability takes more: the ability to partition, isolate and separate, not just modularize. For the highest levels of reliability, you need to put modules in memory regions that are isolated from one another. And you need to use the processor's memory management hardware, along with a suitable operating system, to control communications and the use of machine resources, and to enforce separation. Surprisingly, hardware separation can get complex products to market faster. Do
Don't
Dave Kleidermacher (davek@ghs.com), vice president of engineering, Green Hills Software Inc. (Santa Barbara, Calif.) and Rick Gentile (richard.gentile@analog.com), senior applications engineer, Analog Devices Inc. (Norwood, Mass.)
| |
- - | |
Related Articles
- Securing ad hoc embedded wireless networks with public-key cryptography
- Securing UART communication interface in embedded IoT devices
- The realities of developing embedded neural networks
- Machines can see, hear and analyze thanks to embedded neural networks
- Securing nonvolatile, nonresettable counters in embedded designs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- PCIe error logging and handling on a typical SoC
E-mail This Article | Printer-Friendly Page |