English
Delivering the benefits of C++ encapsulation to your embedded design
By Colin Walls, Accelerated Technology, a division of Mentor Graphics
Dec 22 2005 (13:35 PM), Embedded.com
C++ can deliver real benefits specifically for the implementation of embedded software, particularly when the concept of “encapsulation of expertise” is used. By employing this technique to take advantage of the number of specialties an embedded software team has, many programming problems, both serious and trivial, can be resolved.
Given some understanding of potential C++ overheads and the benefits of the encapsulation of expertise, trade-offs may be made in order to achieve design goals efficiently. To illustrate its effectiveness let’s look at a number of case studies, including:
1. How the nvramchar class could completely insulate the applications programmer from knowledge of the internal workings of non-volatile RAM.
2. How the technique can be used to conceal the workings of a write-only port, making its use straightforward and intuitive.
3.How to encapsulation can be used with a real-time operating system hidden from the applications programmer, making possible future changes in the RTOS, but with no impact on the applications code.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Automating C test cases for embedded system verification
- Building Process For the C/C++ Program on Complex SoCs
- When Your Embedded Processor Runs Out of Steam, Try Parallelism
- Reaping the benefits of architectural modeling in embedded design
- Pinning down the acceptable level of jitter for your embedded design
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)