English
7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Adapting signal integrity to nanometer IC design
Vinod Kariat and Rahul Deokar, Cadence Design Systems
(04/10/2006 9:00 AM EDT), EE Times
Although the term signal integrity, or SI, is very common in the EDA industry, it has come to mean different things to different people.
In its truest sense, signal integrity is helps ensure that a signal can faithfully propagate to its intended destination with the right logic value within an allocated time. Over the last few years, as we have seen designs move from 130 nanometers to 90 nanometers to 65 nanometers, the complexity of the SI challenge has created a need for three distinct SI analysis disciplines: IR drop analysis, functional noise analysis, and analysis of the effect of noise on timing.
As SI capabilities have become incorporated into mainstream analysis and implementation tools, it is easy to be lulled into believing that SI is a solved problem. However, this is not the case.
Significant improvements must be made to existing SI analysis techniques to reduce false errors. In addition, the new emphasis on low power design and the migration to 45 nanometers creates even more new issues in SI analysis that must be addressed. In the long term, we will need to look at SI analysis very differently than we do today.
(04/10/2006 9:00 AM EDT), EE Times
Although the term signal integrity, or SI, is very common in the EDA industry, it has come to mean different things to different people.
In its truest sense, signal integrity is helps ensure that a signal can faithfully propagate to its intended destination with the right logic value within an allocated time. Over the last few years, as we have seen designs move from 130 nanometers to 90 nanometers to 65 nanometers, the complexity of the SI challenge has created a need for three distinct SI analysis disciplines: IR drop analysis, functional noise analysis, and analysis of the effect of noise on timing.
As SI capabilities have become incorporated into mainstream analysis and implementation tools, it is easy to be lulled into believing that SI is a solved problem. However, this is not the case.
Significant improvements must be made to existing SI analysis techniques to reduce false errors. In addition, the new emphasis on low power design and the migration to 45 nanometers creates even more new issues in SI analysis that must be addressed. In the long term, we will need to look at SI analysis very differently than we do today.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Signal integrity a challenge in IC design
- Extraction Challenges Grow in Advanced Nanometer IC Design
- A Standard cell architecture to deal with signal integrity issues in deep submicron technologies
- Harness speed, performance, signal integrity, and low current advantages of 65nm QDR family SRAMs
- Analog & Mixed Signal IC Debug: A high precision ADC application
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow