Platform FPGA design for high-performance DSPs
April 11, 2006 - pldesignline.com
As DSP technologies find their way into high-end, high-complexity commercial and consumer applications, developers are discovering the limitations of traditional Digital Signal Processors (DSPs) to satisfy their performance requirements. The processing complexity in many of these applications requires massive parallelism to perform complex DSP functions in real time. The cost of using large DSP farms to implement such parallelism is often far too prohibitive in terms of price, power and form factor, leaving the system designer no choice but to seek alternative solutions.
This paper discusses the unique capabilities platform FPGA-based designs offer when used to help meet the challenges of today's demanding high-performance real-time DSP applications, both as stand-alone solutions and as complementary solutions for traditional DSPs. A detailed investigation of the use of model-based design methodologies reveals the ease with which platform FPGAs can be employed to accommodate these highly complex DSP implementations. Finally, an example in the wireless arena – Multiple Input, Multiple Output (MIMO) technology – is used to illustrate the concepts.
E-mail This Article | Printer-Friendly Page |
Related Articles
- A High-Performance Platform Architecture for MIPS Processors
- Tutorial: Programming High-Performance DSPs, Part 1
- How to tackle serial backplane challenges with high-performance FPGA designs
- High-Performance DSPs -> DSPs tread many paths to raise performance
- High-Performance DSPs -> AltiVec power: PCI buses fall short
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Scan Chains: PnR Outlook