English
How to utilize advanced FPGA features without getting locked into an architecture
By Roger Do, Mentor Graphics
October 18, 2006 -- pldesignline.com
A vendor-independent design approach that allows design development independent of the target FPGA architecture can pay big dividends.
Programmable logic in today's FPGAs now provides more than just basic glue logic. Advanced features that accommodate your system needs and offer the flexibility for design verification and debugging, such as large complex memory and DSP structures, have been implemented in embedded blocks in the FPGA. Each major FPGA vendor offers competitive devices with slightly different specifications and characteristics that can affect both functionality and performance of a target design. For example, while devices from two different vendors may both be optimized for DSP applications, small details in how the registers are pipelined or how the data is muxed can affect the overall performance and utilization of the DSP function. A design approach that allows design development independent of the target FPGA architecture can pay big dividends.
In a vendor-independent approach, hardware description language (HDL) can be written to allow multiple FPGA architectures to be targeted without code modification and re-simulation. This approach allows you to fully explore the design space, delaying the selection of the FPGA architecture until the implementation phase. The resulting design is easier to maintain and retarget should the vendor obsolete the original FPGA. Furthermore, such an approach allows for easy reuse of functional blocks by other projects as the source code remains independent of architecture.
With a vendor-independent design methodology and a capable synthesis tool, the ability to select the best device for your design allows you concentrate on the design and not on whether you have chosen the correct device. Synthesis technology provides the ability to seamlessly implement complex functions in the design by automatically inferring or recognizing complex structures and properly mapping them to the available resources in the target FPGA technology.
October 18, 2006 -- pldesignline.com
A vendor-independent design approach that allows design development independent of the target FPGA architecture can pay big dividends.
Programmable logic in today's FPGAs now provides more than just basic glue logic. Advanced features that accommodate your system needs and offer the flexibility for design verification and debugging, such as large complex memory and DSP structures, have been implemented in embedded blocks in the FPGA. Each major FPGA vendor offers competitive devices with slightly different specifications and characteristics that can affect both functionality and performance of a target design. For example, while devices from two different vendors may both be optimized for DSP applications, small details in how the registers are pipelined or how the data is muxed can affect the overall performance and utilization of the DSP function. A design approach that allows design development independent of the target FPGA architecture can pay big dividends.
In a vendor-independent approach, hardware description language (HDL) can be written to allow multiple FPGA architectures to be targeted without code modification and re-simulation. This approach allows you to fully explore the design space, delaying the selection of the FPGA architecture until the implementation phase. The resulting design is easier to maintain and retarget should the vendor obsolete the original FPGA. Furthermore, such an approach allows for easy reuse of functional blocks by other projects as the source code remains independent of architecture.
With a vendor-independent design methodology and a capable synthesis tool, the ability to select the best device for your design allows you concentrate on the design and not on whether you have chosen the correct device. Synthesis technology provides the ability to seamlessly implement complex functions in the design by automatically inferring or recognizing complex structures and properly mapping them to the available resources in the target FPGA technology.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- How to design FPGA-based advanced PCI Express endpoint solutions
- How to build reliable FPGA memory interface controllers without writing your own RTL code!
- Build Complex ASICs Without ASIC Design Expertise, Expensive Tools - Take advantage of an architecture comparable to your original FPGA prototype design by migrating to a structured ASIC
- Utilization of Advanced Pytest Features
- How to use snakes to speed up software without slowing down the time-to-market?
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)