English
Planning for assertion-based verification
Hamilton Carter, Cadence Design Systems
(01/15/2007 9:00 AM EST), EE Times
One concern that is frequently raised when planning design assertions is: "How do we know that we wrote assertions that correspond to all of the behaviors of the device?" In other words, how can it be confirmed that a complete set of checks has been achieved for the features implemented by the design block?
The answer is actually quite simple. Taking a page from software engineering, we'll use an extreme-programming concept. Put concisely, this is an edict that says:
• "No implementation will be performed until a test case exists for the planned implementation."
As implementers determine which features to implement and how to implement them, they first determine how those features will be tested. Only after implementing the test case do they begin implementation of the feature itself.
(01/15/2007 9:00 AM EST), EE Times
One concern that is frequently raised when planning design assertions is: "How do we know that we wrote assertions that correspond to all of the behaviors of the device?" In other words, how can it be confirmed that a complete set of checks has been achieved for the features implemented by the design block?
The answer is actually quite simple. Taking a page from software engineering, we'll use an extreme-programming concept. Put concisely, this is an edict that says:
• "No implementation will be performed until a test case exists for the planned implementation."
As implementers determine which features to implement and how to implement them, they first determine how those features will be tested. Only after implementing the test case do they begin implementation of the feature itself.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Cadence Design Systems, Inc. Hot IP
Related Articles
New Articles
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
- Synopsys Foundation IP Enabling Low-Power AI Processors
Most Popular
- System Verilog Assertions Simplified
- Hardware-Assisted Verification: The Real Story Behind Capacity
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- I2C Interface Timing Specifications and Constraints