English
ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
How to test the interconnections between FPGAs on a high-density FPGA-based board
By Rajendra C Turakani and Ritesh Ramesh Parekh, Ittiam Systems.
Apr 11 2007 (14:17 PM), Programmable Logic DesignLine
Abstract
High-density FPGA-based boards are widely being used for logic development and verification before taping out the actual IC. On a high-density FPGA-based board where multiple FPGAs are interconnected with hundreds of signals, checking and validating the interconnections between the FPGAs becomes a very challenging task. This article describes how challenging the problem is and also suggests a simple, effective, and generic solution to check the signal connectivity between the FPGAs. The method also helps the designer to identify and locate faults, if any, on the board which otherwise would have been a very cumbersome task. This article also proposes a method to efficiently generate the test code, most of which could be automated.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- How to achieve faster compile times in high-density FPGAs
- How to Reduce FPGA Logic Cell Usage by >x5 for Floating-Point FFTs
- How to simplify power design development and evaluation for FPGA-based systems
- How to design FPGA-based advanced PCI Express endpoint solutions
- Static and dynamic modeling for high-density memories
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow