Using the ARM Cortex-R4 for DSP, part 1: Benchmarks
Part 2 describes the optimization techniques BDTI used for implementing DSP algorithms on the Cortex-R4. It will be published Monday, November 26. For more analysis of ARM cores, see Can the ARM11 Handle DSP?
In 2004, ARM announced its newest generation of licensable cores, called the "Cortex" family. Cortex cores span a wide range of performance levels, with Cortex M-series cores at the low end, Cortex R-series cores providing mid-range performance, and the Cortex A-series applications processors offering the highest performance. The first Cortex core to be announced was the Cortex-M3, and since then ARM has announced several others, including the Cortex-A8 and A9, the Cortex-M1, and the Cortex-R4.
The Cortex-R4 targets moderately demanding applications such as hard disk drives, inkjet printers, automotive safety systems, and wireless modems. It is marketed as a higher-performance replacement for the older ARM9E core. BDTI recently completed a benchmark analysis of the ARM Cortex-R4 core and is now releasing the first independent signal processing benchmark results for this processor. In this article, we'll take a look at its benchmark results and compare its performance to that of other ARM cores (including the ARM11, another moderate-performance core) and selected competitors.
E-mail This Article | Printer-Friendly Page |
|
Arm Ltd Hot IP
Related Articles
- Using the ARM Cortex-R4 for DSP, part 2: Software optimization
- ARM Cortex-R4, A mid-range processor for deeply-embedded applications
- Cortex-R4 -- A comparison with the ARM9E processor family
- Basics of the Cortex MCU Software Interface Standard: Part 1 - CMSIS Specification
- Architecture-oriented C optimization, part 1: DSP features
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)