English
Embedded DSP Software Design on a Multicore SoC Architecture: Part 1
The hardware architecture of an embedded media SoC
By Robert Oshana, Texas Instruments
November 21, 2007-- dspdesignline.com
Designing and building embedded systems is a difficult task, given the inherent scarcity of resources in embedded systems (processing power, memory, throughput, battery life, and cost). Various trade-offs are made between these resources when designing an embedded system.
Modern embedded systems are using devices with multiple processing units manufactured on a single chip, creating a sort of multicore system-on-a-chip (SoC) can increase the processing power and throughput of the system while at the same time increasing the battery life and reducing the overall cost.
One example of a DSP based SoC is shown in Figure 11.1 below. Multicore approaches keep hardware design in the low frequency range (each individual processor can run at a lower speed, which reduces overall power consumption as well as heat generation), offering significant price, performance, and flexibility (in software design and partitioning) over higher speed single-core designs.
By Robert Oshana, Texas Instruments
November 21, 2007-- dspdesignline.com
Designing and building embedded systems is a difficult task, given the inherent scarcity of resources in embedded systems (processing power, memory, throughput, battery life, and cost). Various trade-offs are made between these resources when designing an embedded system.
Modern embedded systems are using devices with multiple processing units manufactured on a single chip, creating a sort of multicore system-on-a-chip (SoC) can increase the processing power and throughput of the system while at the same time increasing the battery life and reducing the overall cost.
One example of a DSP based SoC is shown in Figure 11.1 below. Multicore approaches keep hardware design in the low frequency range (each individual processor can run at a lower speed, which reduces overall power consumption as well as heat generation), offering significant price, performance, and flexibility (in software design and partitioning) over higher speed single-core designs.
 |
| Figure 11.1. Block diagram of a DSP SoC |
There are several characteristics of SoC that we will discuss [1]. I will use an example processor to demonstrate these characteristics and how they are deployed in an existing SoC.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Embedded DSP Software Design Using Multicore a System-on-a-Chip (SoC) Architecture: Part 2
- An architecture for designing reusable embedded systems software, Part 1
- Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 1
- Optimizing embedded software for power efficiency: Part 1 - measuring power
- A guide to VHDL for embedded software developers: Part 1 - Essential commands
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow