RF integration: Full SoC, or just a SiP?
(01/14/2008 9:00 AM EST) - EE Times
The radio-frequency circuitry in mobile and portable devices remains some of the most resistant to integration. RF devices are very picky about who their neighbors are, and they sometimes find surprising ways to add interference to the signals they are responsible for handling. In the push for smaller footprints, the RF circuitry needs to shrink. The question is, what should be integrated, how, and how much?
There are competing strategies here: Integrate the power amplifier (PA) with the transceiver in a system-on-chip (SoC), leave it to stand alone, or combine it with the passive and control circuitry that is off-chip in a system-in-package (SiP). Which one is the winner? For applications requiring low output power and short ranges (think Bluetooth), the answer is SoC all the way. For applications requiring long range and high output power (think 802.11n WLAN connections), the best bet is to go with a SiP for the RF front-end circuitry (the PA, maybe the low-noise amplifier, matching circuitry, passives, switches, etc.). The standalone PA may be left out in the cold.
E-mail This Article | Printer-Friendly Page |
Related Articles
- ADCs in SoCs - Just a placeholder or a vital subsection?
- PoP, SiP, MCM, MCP or SoC? Assessing the mobile/embedded design tradeoffs
- Do Standardized Embedded IP Transistor Views Exist for SoC IP Integration?
- Creating SoC Designs Better and Faster With Integration Automation
- Using PSS and UVM Register Models to Verify SoC Integration
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)