Process Detector (For DVFS and monitoring process variation)
RF integration: Full SoC, or just a SiP?
(01/14/2008 9:00 AM EST) - EE Times
The radio-frequency circuitry in mobile and portable devices remains some of the most resistant to integration. RF devices are very picky about who their neighbors are, and they sometimes find surprising ways to add interference to the signals they are responsible for handling. In the push for smaller footprints, the RF circuitry needs to shrink. The question is, what should be integrated, how, and how much?
There are competing strategies here: Integrate the power amplifier (PA) with the transceiver in a system-on-chip (SoC), leave it to stand alone, or combine it with the passive and control circuitry that is off-chip in a system-in-package (SiP). Which one is the winner? For applications requiring low output power and short ranges (think Bluetooth), the answer is SoC all the way. For applications requiring long range and high output power (think 802.11n WLAN connections), the best bet is to go with a SiP for the RF front-end circuitry (the PA, maybe the low-noise amplifier, matching circuitry, passives, switches, etc.). The standalone PA may be left out in the cold.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
- ADCs in SoCs - Just a placeholder or a vital subsection?
- PoP, SiP, MCM, MCP or SoC? Assessing the mobile/embedded design tradeoffs
- Do Standardized Embedded IP Transistor Views Exist for SoC IP Integration?
- SoC design: What's next for NoCs?
- Creating SoC Designs Better and Faster With Integration Automation
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow