English
Massively parallel processing arrays (MPPAs) for embedded HD video and imaging (Part 1)
By Laurent Bonetto
May 16, 2008 -- dspdesignline.com
Outshining ASICs, DSP and FPGA for many video and imaging applications, each processor in an MPPA is strictly encapsulated, accessing only its own code and memory.
Editor's Note: This is the first of two articles discussing how Massively Parallel Processing Arrays (MPPAs) can be used to accelerate high-performance embedded system applications. In this article, we discuss the requirements of high-performance applications and how MPPAs compare with other architectures. The second article, scheduled to appear on July 18 will explore the amount of effort involved in programming an MPPA architecture to implement a JPEG image compression application.
High-performance embedded video and imaging applications are characterized by complex algorithms that need to process data at a high rate of throughput. For example, the video market segment contains several high-end applications, such as video codecs, medical imaging algorithms, and intelligent imaging, which involve tens to hundreds of operations-per-pixel and target large image resolutions. Similarly, many wireless applications apply complex transforms to incoming streams of high-throughput data. Many of these high-end applications rely on state-of-the-art standards and continuously changing proprietary algorithms.
As a result, targeting high-performance DSP applications requires that developers create implementations that:
ASICs provide excellent performance but lack any kind of programmability. This type of architecture is therefore commonly found in very high-volume applications where any savings on cost or power consumption can justify the lack of programmability. Lower volume applications do not justify the high cost, risk, and complexity of the initial development associated with ASICs.
FPGAs are a step down from ASICs in terms of performance and a step up in term of ease of use. Since they rely on reprogrammable logic, FPGAs are inherently less silicon-efficient than ASICs. What is lost in efficiency is gained in flexibility, since FPGAs, unlike ASICs, are programmable. The common programming language for FPGAs is Register Transfer Language (RTL), a language applying very basic operations such as Boolean equations and control logic on registers such as Verilog or VHDL. FPGAs are versatile solutions that are well suited for interfacing devices (thanks to their extensive and programmable IOs), prototyping early silicon, or running low-volume, high-performance applications.
May 16, 2008 -- dspdesignline.com
Outshining ASICs, DSP and FPGA for many video and imaging applications, each processor in an MPPA is strictly encapsulated, accessing only its own code and memory.
Editor's Note: This is the first of two articles discussing how Massively Parallel Processing Arrays (MPPAs) can be used to accelerate high-performance embedded system applications. In this article, we discuss the requirements of high-performance applications and how MPPAs compare with other architectures. The second article, scheduled to appear on July 18 will explore the amount of effort involved in programming an MPPA architecture to implement a JPEG image compression application.
High-performance embedded video and imaging applications are characterized by complex algorithms that need to process data at a high rate of throughput. For example, the video market segment contains several high-end applications, such as video codecs, medical imaging algorithms, and intelligent imaging, which involve tens to hundreds of operations-per-pixel and target large image resolutions. Similarly, many wireless applications apply complex transforms to incoming streams of high-throughput data. Many of these high-end applications rely on state-of-the-art standards and continuously changing proprietary algorithms.
As a result, targeting high-performance DSP applications requires that developers create implementations that:
- are fast enough to meet demanding processing requirements
- are developed quickly enough to reach the market on time
- can easily be upgraded to provide a different functionality
ASICs provide excellent performance but lack any kind of programmability. This type of architecture is therefore commonly found in very high-volume applications where any savings on cost or power consumption can justify the lack of programmability. Lower volume applications do not justify the high cost, risk, and complexity of the initial development associated with ASICs.
FPGAs are a step down from ASICs in terms of performance and a step up in term of ease of use. Since they rely on reprogrammable logic, FPGAs are inherently less silicon-efficient than ASICs. What is lost in efficiency is gained in flexibility, since FPGAs, unlike ASICs, are programmable. The common programming language for FPGAs is Register Transfer Language (RTL), a language applying very basic operations such as Boolean equations and control logic on registers such as Verilog or VHDL. FPGAs are versatile solutions that are well suited for interfacing devices (thanks to their extensive and programmable IOs), prototyping early silicon, or running low-volume, high-performance applications.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Multimode sensor processing using Massively Parallel Processor Arrays (MPPAs)
- Where Innovation Is Happening in Geolocation. Part 1: Signal Processing
- Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 1
- Optimizing embedded software for power efficiency: Part 1 - measuring power
- Debugging FPGA-based video systems: Part 1
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)