English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Enhance circuit timing design with programmable clock generators (Part 2 of 2)
By Lin Wu, Product Marketing Manager, Texas Instruments
Planet Analog (06/04/08, 12:00:00 PM EDT)
As clocks speed increase and the number of clocks increases, a programmable clock generator may offer a better system and EMI design solution
EMI reduction with spread-spectrum clocking
To resolve the second practical issue of noise interference, the mutual interference among clocks and other signals could be reduced through good layout and shielding. Different from these methods that passively bypass EMI, changing the clock signal itself through spread-spectrum clocking (SSC) helps actively reduce the EMI generation and is much cheaper and flexible with today's IC capabilities.
SSC simply alters the clock spectrum by spreading the concentrated clock energy over a wider frequency band, without putting enough energy into any one band to exceed the statutory limits. For electronic equipment with sensitivity to a narrowband of frequencies, SSC helps to generate less interference. Figure 3 demonstrates the clock's spectrum before and after spreading. After SSC, the energy is more evenly distributed with no peak above the allowed limit.
Planet Analog (06/04/08, 12:00:00 PM EDT)
As clocks speed increase and the number of clocks increases, a programmable clock generator may offer a better system and EMI design solution
EMI reduction with spread-spectrum clocking
To resolve the second practical issue of noise interference, the mutual interference among clocks and other signals could be reduced through good layout and shielding. Different from these methods that passively bypass EMI, changing the clock signal itself through spread-spectrum clocking (SSC) helps actively reduce the EMI generation and is much cheaper and flexible with today's IC capabilities.
SSC simply alters the clock spectrum by spreading the concentrated clock energy over a wider frequency band, without putting enough energy into any one band to exceed the statutory limits. For electronic equipment with sensitivity to a narrowband of frequencies, SSC helps to generate less interference. Figure 3 demonstrates the clock's spectrum before and after spreading. After SSC, the energy is more evenly distributed with no peak above the allowed limit.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Enhance circuit timing design with programmable clock generators (Part 1 of 2)
- Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2
- Understanding Timing Correlation Between Sign-off Tool and Circuit Simulation
- Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - PART 2 : Increasing play time
- Specifying a PLL Part 2: Jitter Basics
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone