Debugging multiprocessor code
EE Times (07/21/2008 12:00 AM EDT)
Debugging code running on multiprocessor computing systems, and, in particular, parallel code on multicore devices, is an old computing problem that has reached a certain prominence and urgency because of the profound transformation of hardware from single-processor to multiprocessor and multicore solutions in the past few years. But beyond software engineers' moaning and groaning that hardware is making life harder, what does this transformation really mean? It's one thing to claim that something is difficult, but it is something else entirely to produce a solution that truly helps.
There are several different schools of thought about multiprocessor software design and debugging, depending on the background of those in the discussion. Sometimes, the issue is optimizing an "embarrassingly parallel" algorithm by writing a small piece of new code to run on a particular parallel machine. Other times, it is taking an existing many millions of lines of code and simply making them work correctly in a parallel world. Although I think that most cases involve a mix of both, the bigger immediate problem is posed by large pieces of existing working code. One obvious example is the battle between SMP (symmetric) and AMP (asymmetric) setups, an argument often more religious than anything else. It is also an argument quite irrelevant to the debugging question.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related Articles
New Articles
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution