English
Process Detector (For DVFS and monitoring process variation)
Video processing pipeline design
By Jonah Probell
videsignline.com (December 03, 2008)
An experienced designer explains the basics of video processing pipelines. He shows how they resemble classic RISC processor pipelines, and the tradeoffs of Tensilica and Silicon Hive solutions.
Students of computer processor architectures will find the following diagram familiar.
(Click to enlarge)
Figure 1. 7 stage pipelined RISC processor functional block diagram.
This is a functional block diagram of a generic seven-stage pipelined RISC processor. The design achieves maximum performance when the signal propagation delay through each pipeline stage is equal. An imbalance in propagation delay between stages means that one stage requires a slower clock rate than all others. In practice there is only clock for the entire pipeline, so the slow clock requirement of the imbalanced stage slows down the entire design. To speed up this imbalanced stage, the designer should move some of its logic to neighboring pipeline stages.
videsignline.com (December 03, 2008)
An experienced designer explains the basics of video processing pipelines. He shows how they resemble classic RISC processor pipelines, and the tradeoffs of Tensilica and Silicon Hive solutions.
Students of computer processor architectures will find the following diagram familiar.
(Click to enlarge)
Figure 1. 7 stage pipelined RISC processor functional block diagram.
This is a functional block diagram of a generic seven-stage pipelined RISC processor. The design achieves maximum performance when the signal propagation delay through each pipeline stage is equal. An imbalance in propagation delay between stages means that one stage requires a slower clock rate than all others. In practice there is only clock for the entire pipeline, so the slow clock requirement of the imbalanced stage slows down the entire design. To speed up this imbalanced stage, the designer should move some of its logic to neighboring pipeline stages.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- A configurable FPGA-based multi-channel high-definition Video Processing Platform
- Massively parallel processing arrays (MPPAs) for embedded HD video and imaging (Part 1)
- Video and image processing design using FPGAs
- Video processing approaches for a portable multimedia SoC
- Video and image processing design using FPGAs
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow