Achieve higher accuracy using mixed-signal FPGA calibration
Mixed-signal FPGAs can be a key element of an effective, efficient, in-circuit analog-signal-channel calibration approach
By Christian Plante, Director, Fusion Product Marketing, Actel CorporationPlanet Analog (12/04/08, 11:59:01 AM EST)
Today's intelligent system management designs in typical telecommunications or industrial control applications need to constantly monitor several voltage rails and take appropriate action when a certain condition exists. If a high-end telecommunications system must be shut down, for example, it is important that accuracy be very high and the output measurements are carefully calibrated to eliminate errors that can occur in the measurement process. For this reason, these applications need accuracy levels better than 1 percent. However, the total system accuracy offered by most analog-to-digital converters (ADC) signal chains may not sufficient.
In principle, the operation of an ADC is very simple. Given an analog input, it provides an accurate output value in digital format. However, in reality, the accuracy of the output voltage is subject to a number of factors, including gain and offset errors from the ADC and from other components in the signal chain.
Multiple discrete components, such as a pre-scaler or a divider network, have traditionally been used for calibration, to achieve the stringent accuracy and precision levels required by intelligent system management and industrial control applications. An alternate scenario is the use of a feature-rich, mixed-signal field-programmable gate array (FPGA) capable of supporting a calibration scheme, both in software and without the use of external components, to enable easier design implementation, improve accuracy, lower overall power consumption and increase signal integrity.
E-mail This Article | Printer-Friendly Page |
|
Microsemi Hot IP
Related Articles
- Using mixed-signal FPGAs to take motion control to the next step
- How to speed FPGA debug with measurement cores and a mixed-signal oscilloscope
- Simplifying analog and mixed-signal design integration
- Electrically-aware design improves analog/mixed-signal productivity
- Mixed-signal SOC verification using analog behavioral models
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)